

EECE416 Microcomputer Fundamentals

68000 Processor


1. Chip Signal Description

2. Instruction and Programming

Dr. Charles Kim
Howard University


68000 Microprocessor

- ⌘ 64 pins
- ⌘ 32- bit Data and Address Registers
- ⌘ 16- bit Data Bus
- ⌘ 24- bit Address Bus (16MB)
- ⌘ 14 Addressing Modes
- ⌘ Memory- Mapped Input/ Output
- ⌘ Program Counter (PC)
- ⌘ 5 Main Data Types- *L, W, B, b, BCD*
- ⌘ 7 interrupt levels
- ⌘ Clock speeds: 4MHz to 12.5MHz
- ⌘ Synchronous and asynchronous data transfers




PIN and PACKAGE

DIP




PLCC

**PLCC
Socket**




*** Top View**




*** Bottom View**


BLOCK Diagram






Core Structure



Internal Structure - Registers



Connecting with Memory, I/O, and Peripherals





SIGNAL DESCRIPTION

⌘ 1. ADDRESS BUS (A23–A1)

☑ 23-bit, unidirectional, three state bus

☑ capable of addressing 16 Mbytes of data.




From Computer Desktop Encyclopedia
© 2004 The Computer Language Co. Inc.

⌘ 2. DATA BUS (D15–D0)

☑ bidirectional, three-state bus


☑ general-purpose data path of 16 bits wide

☑ transfer data of either word or byte length.



Apple Mac

- ⌘ CPU: 8MHz Motorola 68000
- ⌘ Introduced in 1984
- ⌘ Memory: 128KB (512KB in later version) RAM, 64KB ROM
- ⌘ 3.5" 400KB Floppy Disk
- ⌘ Application: MacWrite and MacPaint
- ⌘ Mouse
- ⌘ 9" B&W Monitor
- ⌘ Keyboard
- ⌘ Serial Port (DB-9)
- ⌘ Printer Port
- ⌘ Addressing: 24-bit



Apple Mac Circuit Diagram




Figure 2: A block diagram of the Macintosh hardware. For more details, see the "Macintosh System Architecture" text box.

Signal Description

⌘ 3. ASYNCHRONOUS BUS CONTROL

⏏ Address Strobe (~AS).

- ⏏ This three-state signal indicates that the information on the address bus is a valid address.

⏏ Read/Write (R/~W).


- ⏏ This three-state signal defines the data bus transfer as a read or write cycle.

⏏ Upper And Lower Data Strobes (~UDS, ~LDS).

⏏ Data Transfer Acknowledge (~DTACK).


- ⏏ This input signal indicates the completion of the data transfer.

Strobe: a signal that is sent to validates data or other signals




Memory Access Timing

⌘ Read (to CPU) Cycle



Write (to Mem) Cycle



Other Signals

⌘ 4. BUS ARBITRATION CONTROL

- ☒ Bus Request (~BR)
- ☒ Bus Grant (~BG)
- ☒ Bus Grant Acknowledge (~BGACK)

⌘ 5. INTERRUPT CONTROL (IPL0,IPL1,IPL2)

- ☒ These input signals indicate the **encoded priority level of the device requesting** an interrupt.
- ☒ **Level seven**, which cannot be masked, has the highest priority; level zero indicates that no interrupts are requested.
- ☒ IPL0 is the least significant bit of the encoded level, and IPL2 is the most significant bit.

⌘ 7. M6800 PERIPHERAL CONTROL

- ☒ Enable (E)
- ☒ Valid Peripheral Address (~VPA)
- ☒ Valid Memory Address (~VMA)

⌘ 6. SYSTEM CONTROL

- ☒ Bus Error (~BERR)
- ☒ Reset (~RESET)

- ☒ The processor assertion of ~RESET (from executing a ~RESET instruction) **resets all external devices** of a system without affecting the internal state of the processor.

☒ Halt (~HALT)

- ☒ An input to this bidirectional signal causes the **processor to stop bus activity** at the completion of the current bus cycle.

⌘ 8. PROCESSOR FUNCTION CODES (FC0, FC1, FC2)

⌘ 9. CLOCK (CLK): 8MHz

⌘ 10. POWER SUPPLY (V_{CC} and GND)

Memory Address Decoding

⌘ Memory Bus



- ☑ Control
- ☑ Data (Bi-directional)
- ☑ Address (Unidirectional)

⌘ Address Bus Buffering


- ☑ Fan Out
- ☑ 74LS244 Octal line driver/receiver

⌘ Data Bus Buffering

- ☑ R/W for Direction
- ☑ Fan Out
- ☑ 74LS245 Octal Bus Transceiver




Memory Map (for Apple Mac)



Memory Address Decoding

- ⌘ How Much Memory?
- ⌘ How Many Address Lines?
- ⌘ 1K \rightarrow 10 lines
- ⌘ 32K \rightarrow 15 lines
- ⌘ 23 ADDR lines \rightarrow 8MB?



UDS and LDS

⌘ Upper Data Strobe

- ☒ For accessing upper byte of memory
- ☒ D15 – D8 part of CPU
- ☒ D7 – D0 part of memory

⌘ Lower Data Strobe

- ☒ For accessing lower byte of memory
- ☒ D7-D0 part of CPU
- ☒ D7 – D0 part of Memory

⌘ Both together works as A0 line



Memory Decoding

⌘ Q: 64K Word (or 128 KB) of RAM, with it's starting address at \$480000

⌘ A: 128KB → 17 lines

⌘ Range: \$480000 - \$49FFFF

⌘ UDS and LDS for A₀ line.



Memory Decoding Example


⌘ Q: 16K Word ROM with starting address at \$300000.

⌘ A: 32KB → 15lines


☐ \$300000 - \$307FFF

Memory Decoding with Byte/Word Access

- Size of ROM
- Size of RAM
- Memory Map




Can You Draw a Memory Map of this?




How about Intel 80386 case?

80386SX 16-bit Memory Interface (Separate Decoders)




Data Organization in Memory

BYTE = 8 BITS



WORD = 16 BITS




EVEN BYTE

ODD BYTE




Data/Address Organization in Memory

LONG WORD = 32 BITS



ADDRESS = LONG WORD = 32 BITS



Big-Endian

- Words are stored with the **lower 8- bits in the higher of the two storage locations**
- As opposed to **little- endian (lower-order byte stored in the lowest addr)** processors, like the Intel 80x86 family

