EECE416: Microcomputer Fundamentals and Design

PIC - Introduction PIC16F877

Dr. Charles J. Kim

Howard University

WWW.MWFTR.COM

1

Peripheral Interface Controller

#PIC: Peripheral Interface Controller

Microchip Technology (www.microchip.com)
Harvard Architecture



Crigin: Harvard Architecture for DAPRA Project
Beaten by Princeton (Single memory)
Picked by Signetics 8x300
PIC for General Instruments
Compensation for poor I/O
GI spun off into Arizona Microchip Technology (1985)-→Microchip Technology



PIC -continued

- ₭ A Large Register Set: 368 Bytes + W
- **RISC** Architecture--pipelining
- **35** fixed length (14-bit) single-cycle instructions





PIC-continued

8-bit machine

- **#** Operating Speed: Up to 20 MHz
- **#** 8K 14-bit Words FLASH Memory (for Program)
- **#** 368 Bytes RAM (for Data)
- ₩ 256 Bytes EEPROM (for Data)

Power Saving Mode



PIC -continued

How-power consumption:

- A typical @ 5V, 4 MHz
- △20 mA typical @ 3V, 32 kHz
- M < 1 mA typical standby current</pre>
- ₩Wide Operating Voltage: 2.0 5.0 V

#Timers

- ☐Timer0: 8-bit timer/counter with 8-bit prescaler
- ➡Timer1: 16-bit timer/counter with prescaler, can be incremented during sleep via external crystal/clock
- Timer2: 8-bit timer/counter with 8-bit period register, prescaler and postscaler

PIC -continued

Capture, Compare, PWM modules Capture is 16-bit, max. resolution is 12.5 ns Compare is 16-bit, max. resolution is 200 ns PWM max. resolution is 10-bit #10-bit multi-channel A-to-D Converter [₩]I²C (Inter IC)Bus **HUSART** for Serial Communication **∺**5 I/O Ports: A, B, C, D, and E

16F87x Family

Key Features PICmicro™ Mid-Range Reference Manual (DS33023)	PIC16F873	PIC16F874	PIC16F876	PIC16F877
Operating Frequency	DC - 20 MHz			
RESETS (and Delays)	POR, BOR (PWRT, OST)	POR, BOR (PWRT, OST)	POR, BOR (PWRT, OST)	POR, BOR (PWRT, OST)
FLASH Program Memory (14-bit words)	4K	4K	8K	8K
Data Memory (bytes)	192	192	368	368
EEPROM Data Memory	128	128	256	256
Interrupts	13	14	13	14
I/O Ports	Ports A,B,C	Ports A,B,C,D,E	Ports A,B,C	Ports A,B,C,D,E
Timers	3	3	3	3
Capture/Compare/PWM Modules	2	2	2	
Serial Communications	MSSP, USART	MSSP, USART	MSSP, USART	MSSP USART
Parallel Communications	—	PSP	_	PSP
10-bit Analog-to-Digital Module	5 input channels	8 input channels	5 input channels	8 input channels
Instruction Set	35 instructions	35 instructions	35 instructions	35 instructions

PIN and PACKAGE



DIP





Г

Pin Name	DIP Pin#	I/O/P Type
OSC1/CLKIN	13	Ι
OSC2/CLKOUT	14	0
MCLR/VPP	1	I/P
RA0/AN0	2	I/O
RA1/AN1	3	I/O
RA2/AN2/VREF-	4	I/O
RA3/AN3/VREF+	5	I/O
RA4/T0CKI	6	I/O
RA5/SS/AN4	7	I/O
RB0/INT	33	I/O
RB1	34	I/O
RB2	35	I/O
RB3/PGM	36	I/O
RB4	37	I/O
RB5	38	I/O
RB6/PGC	39	I/O
RB7/PGD	40	I/O

Pin Name	DIP Pin#	I/O/P Type
RC0/T1OSO/T1CKI	15	I/O
RC1/T1OSI/CCP2	16	I/O
RC2/CCP1	17	1/0
RC4/SDI/SDA	23	1/0
RC5/SDO	23	1/0
RC6/TX/CK	25	1/0
RC7/RX/DT	26	1/0
	20	
RD0/PSP0	19	I/O
RD1/PSP1	20	I/O
RD2/PSP2	21	I/O
RD3/PSP3	22	I/O
RD4/PSP4	27	I/O
RD5/PSP5	28	I/O
RD6/PSP6	29	I/O
RD7/PSP7	30	I/O
RE0/RD/AN5	8	I/O
	0	10
RE1/WR/AND	9	1/0
RE2/CS/AN7	10	I/O
Vss	12,31	Р
VDD	11,32	Р

F877 Architecture





ALU and W register



PROGRAM MEMORY

13-bit PC
Addressable up to 8Kx14-bit
FLASH Memory
Reset Vector: \$0000
Interrupt: \$0004



DATA memory ("Register File")

Partitioned into 4 Banks (or Pages): 0-3

∺Upper Locations: GPR (General Purpose) Reg.--RAM

#Lower Location: SFR (Special Function) Reg.
#BANK SELECTION:

Status Register
Status Register
RP1: Status < 6 >
RP0: Status < 5 >

RP1:RP0	Bank
00	0
01	1
10	2
11	3

Register File Map

	-						
Indirect addr.(*)	00h	Indirect addr.(*)	80h	Indirect addr.(*)	100h	Indirect addr.(*)	180h
TMR0	01h	OPTION_REG	81h	TMR0	101h	OPTION_REG	181h
PCL	02h	PCL	82h	PCL	102h	PCL	182h
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183h
FSR	04h	FSR	84h	FSR	104h	FSR	184h
PORTA	05h	TRISA	85h		105h		185h
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186h
PORTC	07h	TRISC	87h		107h		187h
PORTD (1)	08h	TRISD (1)	88h		108h		188h
PORTE (1)	09h	TRISE (1)	89h		109h		189h
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18Ah
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18Bh
PIR1	0Ch	PIE1	8Ch	EEDATA	10Ch	EECON1	18Ch
PIR2	0Dh	PIE2	8Dh	EEADR	10Dh	EECON2	18Dh
TMR1L	0Eh	PCON	8Eh	EEDATH	10Eh	Reserved ⁽²⁾	18Eh
TMR1H	0Fh		8Fh	EEADRH	10Fh	Reserved ⁽²⁾	18Fh
T1CON	10h		90h		110h		190h
TMR2	11h	SSPCON2	91h		111h		191h
T2CON	12h	PR2	92h		112h		192h
SSPBUF	13h	SSPADD	93h		113h		193h
SSPCON	14h	SSPSTAT	94h		114h		194h
CCPR1L	15h		95h		115h		195h
CCPR1H	16h		96h		116h		196h
CCP1CON	17h		97h	General	117h	General	197h
RCSTA	18h	TXSTA	98h	Register	118h	Register	198h
TXREG	19h	SPBRG	99h	16 Bytes	119h	16 Bytes	199h
RCREG	1Ah		9Ah		11Ah	_	19Ah
CCPR2L	1Bh		9Bh		11Bh		19Bh
CCPR2H	1Ch		9Ch		11Ch		19Ch
CCP2CON	1Dh		9Dh		11Dh		19Dh
ADRESH	1Eh	ADRESL	9Eh		11Eh		19Eh
ADCON0	1Fh	ADCON1	9Fh		11Fh		19Fh
	20h		A0h		120h		1A0h
			1.011				17 1011
-							
General		General		General		General	
Register		Register		Register		Register	
96 Butes		80 Bytes	E E L	80 Bytes	4055	80 Bytes	1EEb
30 Dytes		-	EPh		16FN 170b		1E0b
		accesses	1011	accesses	1701	ZOb - ZEb	
	7Eb	70h-7Eh	FEb	70n-7En	17Fh	700-710	1EEb
Bank 0		Bank 1		Bank 2		Bank 3	

File Address



Unimplemented data memory locations, read as '0'.

* Not a physical register.

Note 1: These registers are not implemented on 28-pin devices.

2: These registers are reserved, maintain these registers clear.

Special Function Registers (bank 0)

Addres s	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets (2)		
Bank 0	0												
00h ⁽⁴⁾	INDF	Addressing	ddressing this location uses contents of FSR to address data memory (not a physical register)										
01h	TMR0	Timer0 mod	dule's registe	er.						XXXX XXXX	uuuu uuuu		
02h ⁽⁴⁾	PCL	Program Co	Program Counter's (PC) Least Significant Byte 0000										
03h(4)	STATUS	IRP	RP1	RP0	TO	PD	z	DC	С	0001 1xxx	000g guuu		
04h(4)	FSR	Indirect dat	a memory as	idress pointe	• •					XXXX XXXX	uuuu uuuu		
05h	PORTA	_	_	PORTA Dat	 ta Latch when	written: POR	TA pins whe	en read		0x 0000	01 0000		
)6h	PORTB	PORTB Da	ta Latch whe	n written: PC	ORTB pins wh	en read				XXXX XXXX	uuuu uuuu		
07h	PORTC	PORTC Da	ta Latch whe	en written: PC	ORTC pins wh	en read				XXXX XXXX	uuuu uuuu		
08h ⁽⁵⁾	PORTD	PORTD Da	ta Latch whe	en written: PC	ORTD pins wh	en read				XXXX XXXX	uuuu uuuu		
09h(5)	PORTE	_	_	_	_	_	RE2	RE1	RE0	XXX	uuu		
0Ab(1.4)	PCLATH	_	_		Write Buffer	for the upper	5 bits of the	Program C	ounter	0 0000	0.0000		
085(4)	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTE	RBIE	0000 000%	0000 0000		
0Ch	PIR1	DEDIE(3)	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000		
005	DIB2	PSPIP	(6)		EEIE	BCLIE		-	CCD2E	-10-0	-10-0		
0Eh	TMR1L	Holding reg	ister for the	east Signific	ant Byte of th	e 16-bit TMR	1 register		COPZIP	XXXX XXXX	uuuu uuuu		
0Fh	TMR1H	Holding reg	ister for the	Most Signific	ant Byte of th	e 16-bit TMR	1 register			XXXX XXXX	uuuu uuuu		
10h	T1CON	—	_	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu		
11h	TMR2	Timer2 mod	dule's registe	er.						0000 0000	0000 0000		
12h	T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000		
13h	SSPBUF	Synchronoi	us Serial Por	t Receive Bu	ffer/Transmit i	Register				XXXX XXXX	uuuu uuuu		
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000		
15h	CCPR1L	Capture/Co	mpare/PWN	1 Register1 (I	LSB)					XXXX XXXX	uuuu uuuu		
16h	CCPR1H	Capture/Co	mpare/PWM	Register1 (MSB)					XXXX XXXX	uuuu uuuu		
17h	CCP1CON	—	—	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000		
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x		
19N	TXREG	USART Ira	nsmit Data P	cegister						0000 0000	0000 0000		
1/40 400	CCREG	Conturo/Co	ceive Data R	egisier Boolator? ()	000					0000 0000	0000 0000		
100 105	CCPR2L	Capture/Co	mpare/P/WW	i rvegister2 (I I Register2 (I	LSB) MSB1					XXXX XXXX	addu uuuu		
1Dh	CCP2CON			CCP7X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000			
1Eh	ADRESH	A/D Result	Register Hig	h Byte	00123		0012112	JOF AM	0012110	XXXX XXXX	uuuu uuuu		
1Fh	ADCON0	ADCS1	ADC:S0	CHS2	CHS1	CHS0	GO/ DONE	_	ADON	0000 00-0	0000 00-0		

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

- Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.
- 3: Bits PSPIE and PSPIF are reserved on the 28-pin devices; always maintain these bits clear.

4: These registers can be addressed from any bank.

5: PORTD, PORTE, TRISD, and TRISE are not physically implemented on the 28-pin devices, read as '0'.

6: PIR2<6> and PIE2<6> are reserved on these devices; always maintain these bits clear.

Special Function Registers (bank 1)

Addres s	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets (2)	
Bank 1	nk 1											
80h ⁽⁴⁾	INDF	Addressing	Addressing this location uses contents of FSR to address data memory (not a physical register)									
81h	OPTION_R EG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111	
82h ⁽⁴⁾	PCL	Program C	Program Counter's (PC) Least Significant Byte									
83h(4)	STATUS	IRP	RP1	RP0	TO	PD	z	DC	С	0001 1xxx	000g guuu	
845(4)	ESR	Indirect dat	a memory ar	dress pointe	wr.					**** ****	111111 111111	
85h	TRISA			PORTA Da	a ta Direction R	eaister				11 1111	11 1111	
86h	TRISB	PORTB Da	ta Direction	Register	- President PV					1111 1111	1111 1111	
87h	TRISC	PORTC Da	ta Direction I	Register						1111 1111	1111 1111	
88h(5)	TRISD	PORTD Da	ta Direction I	Register						1111 1111	1111 1111	
89h(5)	TRISE	IBF	OBF	IBOV	PSPMODE	_	PORTE	E Data Direc	tion Bits	0000 -111	0000 -111	
8Ah(1,4)	PCLATH	_	_	_	Write Buffer	for the upper	5 bits of the	Program C	ounter	0 0000	0 0000	
8Bh ⁽⁴⁾	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTE	RBIF	0000 000x	DD00 000u	
8Ch	PIE1	DSDIE(3)	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	DDD0 0000	
8Dh	PIE2	_	(6)	_	EEIE	BCLIE	_	_	CCP2IE	-1-0 00	-x-0 00	
8Eh	PCON				_	_	_	POR	BOR			
8Fh	_	Unimpleme	inted							_	_	
90h	_	Unimpleme	nted							_		
91h	SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	DDDO 0000	
92h	PR2	Timer2 Per	iod Register							1111 1111	1111 1111	
93h	SSPADD	Synchronoe	us Serial Por	t (I ² C mode)	Address Reg	ister	_	_	_	0000 0000	DDDO 0000	
94h	SSPSTAT	SMP	CKE	D/A	Р	s	R/W	UA	BF	0000 0000	0000 0000	
95h	—	Unimpleme	nted							—	—	
96h	—	Unimpleme	nted							—	_	
97h	_	Unimpleme	nted							—	_	
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010	
99h	SPBRG	Baud Rate	Generator R	egister						0000 0000	DDDO 0000	
9Ah	—	Unimpleme	nted							—	—	
9Bh	—	Unimpleme	nted							—	_	
9Ch	_	Unimpleme	nted							—	_	
9Dh	_	Unimpleme	nted							—	—	
9Eh	ADRESL	A/D Result	Register Low	r Byte						XXXX XXXX	uuuu uuuu	
9Fh	ADCON1	ADEM	_	_	_	PCFG3	PCFG2	PCFG1	PCFG0	0 0000	0 0000	

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

2: Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.

3: Bits PSPIE and PSPIF are reserved on the 28-pin devices; always maintain these bits clear.

4: These registers can be addressed from any bank.

5: PORTD, PORTE, TRISD, and TRISE are not physically implemented on the 28-pin devices, read as '0'.

6: PIR2<6> and PIE2<6> are reserved on these devices; always maintain these bits clear.

Special Function Registers(bank 2 & 3)

Addres s	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets (2)			
Bank 2														
100h ⁽⁴⁾	INDE	Addressing	this location	uses conten	its of FSR to a	address data i	memory (no	t a physical	register)	0000 0000	0000 0000			
101h	TMR0	Timer0 mod	dule's registe	er.						XXXX XXXX	uuuu uuuu			
102h ⁽⁴⁾	PCL	Program Co	Program Counter's (PC) Least Significant Byte 0000 0000 0000 0000											
103h ⁽⁴⁾	STATUS	IRP	RP1	RP0	то	PD	Z	DC	С	0001 1xxx	000q quuu			
104b ⁽⁴⁾	FSR	Indirect dat	vdirect data memory address pointer xxxx xxxx uuuu uuuu											
105h	_	Unimpleme	nimplemented											
106h	PORTB	PORTB Da	DRTB Data Latch when written: PORTB pins when read xxxxx xxxx uuuu uuu											
107h	_	Unimpleme	Dimplemented											
108h	_	Unimpleme	nted											
109h	_	Unimpleme	Unimplemented											
10Ah(1,4)	PCLATH	_		_	Write Buffer	for the upper	5 bits of the	Program C	ounter	0 0000	0 0000			
10Bh ⁽⁴⁾	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTE	RBIF	0000 000x	0000 0001			
10Ch	EEDATA	EEPROM d	lata register		•			•	•	XXXXX XXXXX	uuuu uuuu			
10Dh	EEADR	EEPROM a	ddress regis	ter						XXXX XXXX	uuuu uuuu			
10Eh	EEDATH	_	_	EEPROM d	lata register hi	igh byte				XXXX XXXX	uuuu uuuu			
10Fh	EEADRH	_		_	EEPROM ad	dress registe	r high byte			XXXX XXXX	uuuu uuuu			
Bank 3														
180h ⁽⁴⁾	INDE	Addressing	this location	uses conten	its of FSR to a	address data	memory (no	t a physical	register)	0000 0000	0000 0000			
181h	OPTION_R EG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111			
182h ⁽⁴⁾	PCL	Program Co	ounter's (PC)) Least Sign	ificant Byte					0000 0000	0000 0000			
183h ⁽⁴⁾	STATUS	IRP	RP1	RP0	TO	PD	z	DC	С	0001 1xxx	000q quuu			
184h ⁽⁴⁾	FSR	Indirect dat	a memory a	ddress pointe	er -					XXXX XXXX	uuuu uuuu			
185h	_	Unimpleme	nted							_	_			
186h	TRISB	PORTB Dat	ta Direction I	Register						1111 1111	1111 1111			
187h	_	Unimpleme	nted							_	_			
188h	_	Unimpleme	nted							_	_			
189h	_	Unimpleme	nted							_	_			
18Ah ^(1,4)	PCLATH	_	_	_	Write Buffer	for the upper	5 bits of the	Program C	ounter	0 0000	0 0000			
18Bh ⁽⁴⁾	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTE	RBIF	0000 000x	0000 0004			
18Ch	EECON1	EEPGD	_	_	_	WRERR	WREN	WR	RD	x x000	x u000			
18Dh	EECON2	EEPROM c	ontrol registe	er2 (not a ph	ysical register)								
18Eh	_	Reserved n	naintain clea	r						0000 0000	0000 0000			
18Fh	_	Reserved n	naintain clea	r						0000 0000	0000 0000			

Legend: x = unknown, u = unchanged, g = value depends on condition, - = unimplemented read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.

3: Bits PSPIE and PSPIF are reserved on the 28-pin devices; always maintain these bits clear.

4: These registers can be addressed from any bank.

5: PORTD, PORTE, TRISD, and TRISE are not physically implemented on the 28-pin devices, read as '0'.

6: PIR2<6> and PIE2<6> are reserved on these devices; always maintain these bits clear.

Input/Output Ports



Interrupts

TXIE -

PIR/PIE Registers



16F877 Hex Code Download





Boot Loader Option

Bootstrap loader

Also known as **bootstrapping** or **boot loader**, a **bootstrap** loader is a <u>program</u> that resides in the computers <u>EPROM</u>, <u>ROM</u>, or other <u>non-volatile memory</u> that automatically executed by the processor when the computer is turned on. The bootstrap loader reads the <u>hard disk</u> <u>drives</u> boot sector to continue the process of loading the computers <u>Operating System</u>.

boot loader

A small program that loads the <u>operating system</u> into the computer's <u>memory</u> when the <u>system</u> is <u>booted</u> and also starts the <u>operating system</u>.

bootstrap

• **noun 1** a loop at the back of a boot, used to pull it on. 2 Computing the action of loading a program into a computer by means of a few initial instructions which enable the introduction of the rest of the program from an input device.

boot-strap

noun (plural boot-straps)

Definition:

loop attached to boot: a leather or fabric loop on the back or side of a boot to help pull it on

adjective

Definition:

self-reliant and self-sustaining: relying solely on somebody's own efforts and resources

PIC16F877 Bootloader



Minimum Hardware for Boot Loaded Platform



Commercially Available PIC16F877 Board



PIC-40B-USB Schematic



PIC-40B-USB Schematic (PIC area only)



Other PIC Board (Not fully evaluated yet)

- BLP-245PB-G-USB
 Compare 1
 Comp
- **#** Not evaluated
- **#** Problem in Bootloader downloading
- **#** Problem in USB driver with Windows

