# EECE416 : Microcomputer Fundamentals and Design

### 68000 Instruction and Programming Environment

WWW.MWFTR.COM

# Instruction and Addressing

# **#Instruction**

- Location of the operand on which to perform the function

# %Addressing

- Method to locate the operand(s)
- △3 categories
  - ☑ Register Specification: the number of the register
    ☑ Effective Address(EA): several modes available
  - ☑Implicit (*special*) Reference: instruction itself implies the use of specific registers

### Program EXAMPLE

			OPERAND(S)	COMMENTS	
-		ORG MOVE.L CLR.L MOVE.B ADD.B MOVE.B	\$1000 #\$12,d0 d1 data,d1 d0,d1 d1,result	;start of PROGRAM area	PROGRAM
		RTS		;return	{
	data	ORG DC.B	\$2000 \$24	;start of DATA area	
	result	DS.B	1	;reserve a byte for result	AREA
		END	\$1000	;end of program and entry point	)

### **INSTRUCTION FORMAT**

### Instruction format is

### <label> opcode<.field> <operands> <;comments>

- \_ <label> pointer to the instruction's memory location
- opcode operation code (i.e., MOVE, ADD)
- \_ <.field> defines width of operands (B,W,L)
  - <operands> data used in the operation
  - <; comments> for program documentation

### Examples

	Instruction	1	RTL
	MOVE.W	#100,D0	[D0]←100
	MOVE.W	100,D0	[D0]←[M(100)]
	ADD.W	D0,D1	[D1]←[D1]+[D0]
	MOVE.W	D1,100	[M(100)]←[D1]
data	DC.B	20	[data] ←20
	BRA	label	[PC] ←label

# RTL (Register Transfer Language)

1. Notation for Operands

PC	Program Counter
SR	Status Register
Source	Source contents
Destination	Destination Contents
<>	Operand data format: B, W, L
Dn	Data Register n
An	Address Register n
Rn	Any Data or Address Register
CCR	Condition Code Register (Lower Byte of SR)
SP	Stack Pointer (=A7)
d	displacement (or "offset"): d8- eight-bit offset, d16-16-bit offset



### 2. Notation for sub-field and qualifier

<ea></ea>	Effective address
( <operand>)</operand>	Contents of the referenced location
#xxx	Immediate Data

### 3. Notation for operations

>	Source operand is moved to the destination operand
<>	Two operands are exchanged
^	Logical AND
v	Logical OR
<b>⊕</b>	Logical Exclusive OR
~	Operand is logically complemented
⇔sign-ext	Operand is sign-extended (i.e., all bits of the upper portion [Upper Byte] are made equal to the sign-bit [msb] of the lower portion [Lower Byte]

### 4. Examples

Opcode	Operation	Syntax
ADD	Source + destination>destination	ADD <ea>, Dn</ea>
ADDI	Immediate Data + Destination>Destination	ADDI # <data>, <ea></ea></data>
MOVE	Source> Destination	MOVE <ea>, <ea></ea></ea>
NOT	~Destination> Destination	NOT <ea></ea>
SUB	Destination - Source> Destination	SUB <ea>, Dn</ea>
SUB	Destination – Source> Destination	SUB <ea>, Dn</ea>

### **RTL** example

### Examples

	Instruction	ו	RTL
	MOVE.W	#100,D0	[D0]←100
	MOVE.W	100,D0	[D0]←[M(100)]
	ADD.W	D0,D1	[D1]←[D1]+[D0]
	MOVE.W	D1,100	[M(100)]←[D1]
data	DC.B	20	[data] ←20
	BRA	label	[PC] ←label

2. Notation for sub-field and qualifier

<ea></ea>	Effective address
( <operand>)</operand>	Contents of the referenced location
#xxx	Immediate Data

### 3. Notation for operations

>	Source operand is moved to the destination operand
<>	Two operands are exchanged
^	Logical AND
v	Logical OR
$\oplus$	Logical Exclusive OR
dingi	Operand is logically complemented
⇔sign-ext	Operand is sign-extended (i.e., all bits of the upper portion [Upper Byte] are made equal
	to the sign-bit [msb] of the lower portion [Lower Byte]

# ADDRESSING MODES

- # addressing mode specifies the value of an operand, a register that contains the operand, or how to derive the effective address of an operand in memory.
  - 🗠 Data Reg. Direct Mode
  - Address Reg. Direct Mode
  - Address Reg. Indirect Mode
  - Address Reg. Indirect with Post-increment Mode
  - Address Reg. Indirect with Pre-decrement Mode
  - Address Reg. Indirect with Displacement Mode
  - Address Reg. Indirect with Index Mode
  - **PC Indirect with Displacement Mode**
  - **PC Indirect with Index Mode**
  - Absolute Short Addressing Mode
  - Absolute Long Addressing Mode
  - ☐ Immediate Data Mode

# Addressing Mode Summary

Addressing Modes	Syntax	Mode Field	Reg. Field	Data	Memory	Control	Alterable
Register Direct Data Address	Dn An	000 001	reg. no. reg. no.	<u>×</u>	_		××
Register Indirect Address Address with Postincrement Address with Predecrement Address with Displacement	(An) (An)+ –(An) (d <sub>16</sub> ,An)	010 011 100 101	reg. no. reg. no. reg. no. reg. no.	× × ×	X X X X	× 	× × × ×
Address Register Indirect with Index 8-Bit Displacement Base Displacement	(d <sub>8</sub> ,An,Xn) (bd,An,Xn)	110 110	reg. no. reg. no.	x x	x x	× ×	××
Program Counter Indirect with Displacement	(d <sub>16</sub> ,PC)	111	010	×	x	x	_
Program Counter Indirect with Index 8-Bit Displacement Base Displacement	(d <sub>8</sub> ,PC,Xn) (bd,PC,Xn)	111 111	011 011	× ×	x x	× ×	
Program Counter Memory Indirect Postindexed Preindexed	([bd,PC],Xn,od) ([bd,PC,Xn],od)	111 111	011 011	x x	x x	× ×	××
Absolute Data Addressing Short Long	(xxx).W (xxx).L	111 111	000 000	x x	x x	× ×	
Immediate	# <xxx></xxx>	111	100	Х	х		_

### Instruction Word (machine Code) Format

			1.0					august 10	Service and the			1000		100	<u></u>	
1 Word				SING	GLE EF	FECTI	VE AD	DRESS	S OPER	RATIO	N WOF	RD FOR	RMAT			
Length:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Simple	х	х	х	х	х	х	х	х	х	х		EFI MODE	FECTIVE	E ADDRI	ESS REGISTE	R
Instruction					I			I	I			mobe			201012	
						BRIE	F EXTI	ENSIO	N WOF	RD FO	RMAT					
4 Word				4.0		4.0			-		-					
Length <sup>.</sup>	15 D/A	14 F	13 EGISTE	12 R	11 W/I	10 SC	9	8	7	6	5	4 DISPLA	3 CEMENT	2	1	0
Complex	Din		201012		W/L			v					JENER			
Complex						FULI	EXTE	NSION	N WOR		RMAT					
Instruction																
with EA	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	D/A	F	REGISTE	R	W/L	SC			BS	IS OD 2 W/	BD	SIZE	0		I/IS	
extension						OUTE	R DISPLA	ACEMEN	NT (0, 1, 1	OR 2 W	ORDS)					
									(-, -,							
	15														0	)
					SINGL	E EFFE	CTIVE	ADDRE	ESS OP	ERATIO	ON WO	RD				]
					(ONE V	NORD,	SPECIF	FIES OF	PERATI	ON ANI	D MOD	ES)				
						SPE	CIAL O	PERAN	ID SPEC	CIFIER	5					
						(IF /	ANY, O	NE OR	TWO W	(ORDS)						
			IM	MEDIA <sup>.</sup>	TE OPE	RAND	OR SOL	JRCE E	FFECT	IVE AD	DRESS	SEXTEN	ISION			
						(IF	ANY, C	NE TO	SIX WO	ORDS)						
					DEST	INATIO	N EFFE	CTIVE	ADDRE	ESS EX	TENSIC	N				
						(IF	ANY, C	NE TO	SIX WO	ORDS)						

### Instruction Word Field (Opcode Bit Pattern): single word

### 1. Opcode Bit Pattern



### 2. Addressing Modes

Selected Mnemonics

Mnemonic	Size	Address Mode	Opcode Bit Pattern	Boolean
			1111 11	
			5432 1098 7654 3210	
ADD	B/W	s=Dn	1101 DDD1 SSEE EEEE	d+Dn→d
		d=Dn	1101 DDD0 SSee eeee	Dn+s→Dn
	L	S=Dn	1101 DDD1 10EE EEEE	d. Dr. vd
		d=Dn	1101 DDD0 10ee eeee	a+Dn→a
				Dn+s→Dn
MOVE	B/W		00XX RRRM MMee eeee	s→d
	L		0010 RRRM MMee eeee	s→d

Opcode Bit Pattern Codes:

Selected items												
Code	Description		Code	Description								
Α	Address Register Number		s	Source								
D	Data Register Number		d	Destination								
Е	Destination Effective Address		R	Destination Register								
e	Source Effective Address		r	Source Register								
М	Destination EA Mode		Р	Displacement								
S	Size: 00 byte, 01 Word, 10 Long		XX	Move Size 01 byte 11 Word								

# Machine Code Example

Mnemonic	Size	Address Mode	Opcode Bit Pattern	Boolean
			1111 11	
			5432 1098 7654 3210	
ADD	B/W	s=Dn	1101 DDD1 SSEE EEEE	d+Dn→d
		d=Dn	1101 DDD0 SSee eeee	Dn+s→Dn
	L	S=Dn	1101 DDD1 10EE EEEE	
	1	d=Dn	1101 DDD0 10ee eeee	d+Dn→d
		-		Dn+s→Dn
MOVE	B/W		00XX RRRM MMee eeee	s→d
	L		0010 RRRM MMee eeee	s→d

Table given for 68000 processor by Motorola

3. Mode categories

Туре	Mo	Register	Generation	Assembler Syntax
	de			
Data Register Direct	000	Reg. No.	EA=Dn	Dn
Address Register Direct	001	Reg. No.	EA=An	An
Register Indirect	010	Reg. No.	EA=(An)	(An)
Post-increment Reg. Ind.	011	Reg. No.	EA=(An), An ←An+N	(An)+
Pre-decrement Reg. Ind.	100	Reg. No.	An ←An-N, EA=(An)	-(An)
Reg. Indirect with Disp.	101	Reg. No.	$EA=(An)+d_{16}$	d <sub>16</sub> (An)
Indexed Reg. Ind. w/ Disp	110	Reg. No.	EA=(An)+(Xn)+d <sub>8</sub>	d <sub>8</sub> (An, Xn)
Absolute Short	111	000	EA=(Next Word)	XXX
Absolute Long	111	001	EA=(Next Two Words)	XXXXXX
PC relative with Disp.	111	010	$EA=(PC)+d_{16}$	d <sub>16</sub> (PC)
PC rel. w/ Ind. and Disp.	111	011	EA=(PC)+(Xn)+d <sub>8</sub>	d <sub>8</sub> (PC+Xn)
Immediate	111	100	Data=Next Word(s)	#XXX

### ADD.B D2, D3

### 1101 DDD0 SS eeeeee

D2 is source, D3 is destination Therefore DDD =011 (register number 3) SS=00, byte size eee=000 source register mode eee=010 source register number 2 Finally, the code is: **1101 0110 0000 0010 --->D602** 

Code	Description	Code	Description
Λ	Address Register Number	8	Source
D	Data Register Number	d	Destination
E	Destination Effective Address	R	Destination Register
e	Source Effective Address	r	Source Register
M	Destination EA Mode	Р	Displacement
s	Size: 00 byte, 01 Word, 10 Long	XX	Move Size 01 byte 11 Word

How about ADD.W D0, D1? ---->DDD=001, SS=01, ee=000, eee=000 ----->D240

### **Opcode Patterns of Selected Instructions**

Mnemonic	Size	Mode	Opcode Bit Pattern <sup>1</sup> Boolean								Boolean	Con	nditic	on C	ode	2								
			15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00		Х	Z	Ζ	V	С
ADD	B/W	s=Dn	1	1	0	1	D	D	D	1	S	S	E	E	E	Е	E	E	d +Dn> d	*	*	*	*	*
		d=Dn	1	1	0	0	D	D	D	0	S	S	е	е	е	е	е	е	Dn + s>Dn					
	L	s=Dn	1	1	0	1	D	D	D	1	1	0	E	E	E	E	E	E	d + Dn>d					
		d=Dn	1	1	0	0	D	D	D	0	1	0	е	е	е	е	е	е	Dn + s> Dn					
ADDA	w	d=An	1	1	0	1	Α	А	Α	0	1	1	е	е	е	е	е	е	An + s> An	-	-	-	-	-
	L	d=An	1	1	0	1	Α	Α	Α	1	1	1	е	е	е	е	е	е						
ADDI	B/W	s=lmm	0	0	0	0	0	1	1	0	S	S	E	E	E	E	E	E	d + #> d	*	*	*	*	*
	L	s=imm																						
AND	B/W	s=Dn	1	1	0	0	D	D	D	1	S	s	E	E	E	Е	E	E	d <and>DN&gt;d</and>	-	*	*	0	0
		d=Dn	1	1	0	0	D	D	D	0	S	s	е	е	е	е	е	е	Dn <and>s&gt;Dn</and>					
	L	s=Dn	1	1	0	0	D	D	D	1	1	0	E	E	E	Е	E	E	d(and>Dn>d					
		d=Dn	1	1	0	0	D	D	D	0	1	0	е	е	е	е	е	е	Dn <and>s&gt;Dn</and>					
Bcc <sup>3</sup>	В		0	1	1	0	С	С	С	С	Р	Р	Р	Р	Р	Р	P	Р	If CC true, then	-	-	-	-	-
	W																		PC+disp> PC					
BRA	В		0	1	1	0	0	0	0	0	Р	P	Р	P	Р	Р	P	Р	PC+disp> PC	-	-	-	-	-
	W																							
BSR	В		0	1	1	0	0	0	0	1	Р	Р	Р	P	Р	Р	P	Р	PC>-(SP),	-	-	-	-	-
	W																		PC+disp>PC					
CLR	B/W		0	1	0	0	0	0	1	0	S	S	E	E	E	E	E	E	0> d	-	0	1	0	0
	L																							
CMP	B/W	d=Dn	1	0	1	1	D	D	D	0	D	D	е	е	е	е	е	е	Dn - s	-	*	*	*	*
	L	d=Dn																						
CMPA	B/W	d=An	1	0	1	1	A	А	A	0	1	1	е	е	е	е	е	е	An - s	-	*	*	*	*
	L	d=An	1	0	1	1	A	А	A	1	1	1	е	е	е	е	е	е						

### <sup>1</sup> Opcode Bit Pattern Codes:

- A: Address Register Number
- M: Destination EA Mode
- S: Size (00: B, 01: W, 10: L)
- <sup>2</sup> Condition Code Notation
- P: Displacement

C: Test Condition

- Q: Quick Immediate Data R: Destination Register
- XX: Move size (01:B, 11:W)
- D: Data Register Number E: Destination Effective Address

e: Source Effective Address r: Source Register

- \*: Set according to result of operation 3 See Page 3, "Condition Tests" table
- : Not affected by operation
- 0: Cleared 1: Set
- U: Undefined

### **Opcode Patterns of Selected Instructions**

DIVS	w	d=Dn	1	0	0	0	D	D	D	1	1	1	е	е	е	е	е	е	Dn32/s16 >Dn(r:q)	-	*	*	*	0
DIVU	w	d=Dn	1	0	0	0	D	D	D	0	1	1	е	е	е	е	е	е	DN32/s16 >DN (r:q)	-	*	÷	*	0
EOR	B/W L	s=Dn s=Dn	1	0	1	1	r	r	r	1	s	s	E	E	E	E	E	E	d⊕Dn> d	-	*	*	0	0
JMP			0	1	0	0	1	1	1	0	1	1	Е	E	E	Е	E	E	d> PC	-	-	-	-	-
JSR			0	1	0	0	1	1	1	0	1	0	E	E	E	E	E	E	PC> -(SP), d> PC	-	-	-	-	-
MOVE	B/W		0	0	Х	Х	R	R	R	М	М	М	е	е	е	е	е	е	s> d	-	*	*	0	0
	L		0	0	1	0	R	R	R	М	Μ	M	е	е	е	е	е	е	s> d					
MOVEA	W		0	0	1	1	Α	А	Α	0	0	1	е	е	е	е	е	е	s> An	-	-	-	-	-
	L		0	0	1	0	A	A	Α	0	0	1	е	е	е	е	е	е						
MULS	W	d=Dn	1	1	0	0	D	D	D	1	1	1	е	е	е	е	е	е	Dn x s> Dn	-	*	*	0	0
MULU	W	d=Dn	1	1	0	0	D	D	D	0	1	1	е	е	е	е	е	е	Dn x s> Dn	-	*	*	0	0
NEG	B/W L		0	1	0	0	0	1	0	0	s	s	E	E	E	E	E	E	0 – d> d	*	*	*	*	*
NOT	B/W L		0	1	0	0	0	1	1	0	s	s	E	E	E	E	E	E	~d> d	-	*	*	0	0
OR	B/W	s=Dn	1	0	0	0	D	D	D	1	S	S	E	E	E	E	E	E	d <or>Dn&gt; d</or>	-	*	*	0	0
		d=Dn	1	0	0	0	D	D	D	0	s	s	е	е	е	е	е	е	Dn <or> s&gt; Dn</or>					
	L	s=Dn	1	0	0	0	D	D	D	1	1	0	E	E	E	E	E	E	d <or> Dn&gt; d</or>					
		d=Dn	1	0	0	0	D	D	D	0	1	0	е	е	е	е	е	е	DN <or> s&gt; Dn</or>					
RTS			0	1	0	0	1	1	1	0	0	1	1	1	0	1	0	1	(SP)+> PC	-	-	-	-	-
SUB	B/W	s=Dn	1	0	0	1	D	D	D	1	s	S	E	E	E	E	E	E	d – Dn>d	*	*	*	*	*
		d=Dn	1	0	0	1	D	D	D	0	s	S	е	е	е	е	е	е	Dn – s> Dn					
	L	s=Dn	1	0	0	1	D	D	D	1	1	0	E	E	E	E	E	E	d – Dn>< d					
		d=Dn	1	0	0	1	D	D	D	0	1	0	е	е	е	е	е	е	Dn – s> Dn				$\square$	
SUBA	w	d=An	1	0	0	1	A	A	A.	0	1	1	е	е	е	е	е	е	An – s> An	-	-	-	-	-
0.4/4.5	L	d=An	1	0	0	1	A	A	A	1	1	1	e	e	e	e	e	e	D=(04:40)		+	-	~	~
SWAP	vv		0	1	0	0	1	0	0	0	0	1	0	0	0	D		D	<>DN(15:0)	-	Î	-	0	0
TRAP			0	1	0	0	1	1	1	0	0	1	1	1	0	1	1	1	PC> -(SSP), SR> -(SSP), (trap vector)> PC	-	-	-	-	-
TST	B/W L		0	1	0	0	1	0	1	0	S	s	E	E	E	E	E	E	test d> cc	-	*	*	0	0

### Machine Code Example 2

	1							1	1				I					u
MOVE	B/W	0	0	Х	Х	R	R	R	М	М	М	е	е	е	е	е	е	s> d
	L	0	0	1	0	R	R	R	М	М	M	е	е	е	е	е	е	s> d
									-									

<sup>1</sup> Opcode Bit Pattern Codes:

- A: Address Register Number
- M: Destination EA Mode

3. Mode categories

S: Size (00: B. 01: W. 10: L)

C: Test Condition D: P: Displacement Q: XX: Move size (01:B-11:W)

D: Data Register Number E: Destination Effective Address e Q: Quick Immediate Data R: Destination Register r:

e: Source Effective Address r: Source Register

1211

Туре	Mo	Register	Generation	Assembler Syntax
	de			
Data Register Direct	000	Reg. No.	EA=Dn	Dn
Address Register Direct	001	Reg. No.	EA=An	An
Register Indirect	010	Reg. No.	EA=(An)	(An)
Post-increment Reg. Ind.	011	Reg. No.	EA=(An), An ←An+N	(An)+
Pre-decrement Reg. Ind.	100	Reg. No.	An ←An-N, EA=(An)	-(An)
Reg. Indirect with Disp.	101	Reg. No.	$EA=(An)+d_{16}$	d <sub>16</sub> (An)
Indexed Reg. Ind. w/ Disp	110	Reg. No.	EA=(An)+(Xn)+d <sub>8</sub>	d <sub>8</sub> (An, Xn)
Absolute Short	111	000	EA=(Next Word)	XXX
Absolute Long	111	001	EA=(Next Two Words)	XXXXXX
PC relative with Disp.	111	010	$EA=(PC)+d_{16}$	d <sub>16</sub> (PC)
PC rel. w/ Ind. and Disp.	111	011	EA=(PC)+(Xn)+d <sub>8</sub>	d <sub>8</sub> (PC+Xn)
Immediate	111	100	Data=Next Word(s)	#XXX

% Move.w (A0), D0 →00xx RRRMMM eeeeee →0011 000000 010000→3010 % Move.B (A0), D0 →0001 000000 010000→1010 % Move.W (A1), D1 →0011 001000 010001→3211 % Move.B (A1), D1 →0001 001000 010001→3211

# Machine Code Example 3

MEMORY	MACHINE		ASSEM	IBLY
LOCATION	CODE		000	
$\sim$		$\neg \gamma$		
00001000		1	ORG	\$1000
00001000	203C 0000001	22	MOVE.L	#\$12,d0
00001006	4281	3	CLR.L	d1
00001008	1239 0000200	04	MOVE.B	data,d1
0000100E	D200	5	ADD.B	d0,d1
00001010	13C1 0000200	16	MOVE.B	d1, result
00001016	4E75	7	RTS	
		8		
00002000		9	ORG	\$2000
00002000	24	10 data	DC.B	\$24
00002001		11 result	DS.B	1
00002002		12	END	\$1000

ASSEMBLY CODE	IN	STR	ист	ION F	ORM	AT	MACHINE CODE
MOVE.L #\$12,d0	00	10	000	000	111	100	203C 0000012
MOVE.B data,d1	00	01	001	000	111	001	1239 00002000

### FULL EXTENSION WORD FORMAT

15	14	13	12	. 11	1.	10		9	. έ	3	7		6	. !	5	4		3		2	1	Ó	
D/A	F	REGIST	ER	W)	/L	S	CALE	-	1	1	BS		IS		BD S	ίΖΕ		0			I/IS		Т
						BAS	SE DI	SPLA	ACEN	IENT	<sup>-</sup> (0, 1	, OR	2 W	ORD	S)								
						OUT	ER D	ISPL	ACE	MEN	Т (0,	1, QI	R 2 W	/ORE	DS)								
						-							and all	100107			ite da la	e Saise	a chi	-			-
				1	-					1				1 a 127 227						u /	FV.		The second second
MO	VE	B/W		0	0	Х	Х	R	R	R	М	M	М	е	е	е	е	е	е	S>	d		
		L		0	0	1	0	R	R	R	М	М	M	е	е	е	е	е	е	s>	d		1

### <sup>1</sup> Opcode Bit Pattern Codes:

A: Address Register Number M: Destination EA Mode S: Size (00: B, 01: W, 10: L) C: Test Condition D: P: Displacement Q: XX: Move size (01:B, 11:W)

D: Data Register Number E: Destination Effective Address Q: Quick Immediate Data R: Destination Register e: Source Effective Address r: Source Register

### 3. Mode categories

Туре	Mo	Register	Generation	Assembler Syntax
	de			
Data Register Direct	000	Reg. No.	EA=Dn	Dn
Address Register Direct	001	Reg. No.	EA=An	An
Register Indirect	010	Reg. No.	EA=(An)	(An)
Post-increment Reg. Ind.	011	Reg. No.	EA=(An), An ←An+N	(An)+
Pre-decrement Reg. Ind.	100	Reg. No.	An ←An-N, EA=(An)	-(An)
Reg. Indirect with Disp.	101	Reg. No.	EA=(An)+d <sub>16</sub>	d <sub>16</sub> (An)
Indexed Reg. Ind. w/ Disp	110	Reg. No.	EA=(An)+(Xn)+d <sub>8</sub>	d <sub>8</sub> (An, Xn)
Absolute Short	111	000	EA=(Next Word)	XXX
Absolute Long	111	001	EA=(Next Two Words)	XXXXXX
PC relative with Disp.	111	010	EA=(PC)+d <sub>16</sub>	d <sub>16</sub> (PC)
PC rel. w/ Ind. and Disp.	111	011	EA=(PC)+(Xn)+d <sub>8</sub>	d <sub>8</sub> (PC+Xn)
Immediate	111	100	Data=Next Word(s)	#XXX

\$001000	20	3C
\$001002	0.0	0.0
\$001004	0.0	12
\$001006	42	81
\$001008	12	39
\$00100A	00	00
\$00100C	20	00
\$00100E	D2	00
\$001010	13	Cl
\$001012	00	00
\$001014	20	01
\$001016	4 E	75
	data	result
\$002000	20	0.0

ASSEMBLY CODE	IN	STR	лост	ION F	ORM	АТ	MACH	INE CODE
MOVE.L #\$12,d0	00	10	000	000	111	100	203C	0000012
MOVE.B data,d1	00	01	001	000	111	001	1239	00002000

# Instruction Summary

#### 

	operation	Syntax
ABCD	$Source_{10} + Destination_{10} + X \to Destination$	ABCD Dy,Dx ABCD –(Ay), –(Ax)
ADD	Source + Destination $\rightarrow$ Destination	ADD <ea>,Dn ADD Dn,<ea></ea></ea>
ADDA	Source + Destination $\rightarrow$ Destination	ADDA <ea>,An</ea>
ADDI	Immediate Data + Destination $\rightarrow$ Destination	ADDI # <data>,<ea></ea></data>
ADDQ	Immediate Data + Destination $\rightarrow$ Destination	ADDQ # <data>,<ea></ea></data>
ADDX	Source + Destination + X $\rightarrow$ Destination	ADDX Dy, Dx ADDX –(Ay), –(Ax)
AND	Source $\Lambda$ Destination $\rightarrow$ Destination	AND <ea>,Dn AND Dn,<ea></ea></ea>
ANDI	Immediate Data $\Lambda$ Destination $\rightarrow$ Destination	ANDI # <data>, <ea></ea></data>
ANDI to CCR	Source $\Lambda \operatorname{CCR} \to \operatorname{CCR}$	ANDI # <data>, CCR</data>
ANDI to SR	If supervisor state then Source $\Lambda$ SR $\rightarrow$ SR else TRAP	ANDI # <data>, SR</data>
ASL, ASR	Destination Shifted by <count> <math display="inline">\rightarrow</math> Destination</count>	ASd Dx,Dy ASd # <data>,Dy ASd <ea></ea></data>
Bcc	If (condition true) then PC + $d \rightarrow PC$	Bcc <label></label>
BCHG	<ul> <li>(<number> of Destination) → Z;</number></li> <li>(<number> of Destination) → <bit number=""> of Destination</bit></number></li> </ul>	BCHG Dn, <ea> BCHG # <data>,<ea></ea></data></ea>
BCLR	<ul> <li>(<bit number=""> of Destination) → Z;</bit></li> <li>0 → <bit number=""> of Destination</bit></li> </ul>	BCLR Dn, <ea> BCLR # <data>,<ea></ea></data></ea>
BKPT	Run breakpoint acknowledge cycle; TRAP as illegal instruction	BKPT # <data></data>
BRA	$PC + d \rightarrow PC$	BRA <label></label>
BSET	<ul> <li>(<bit number=""> of Destination) → Z;</bit></li> <li>1 → <bit number=""> of Destination</bit></li> </ul>	BSET Dn, <ea> BSET # <data>,<ea></ea></data></ea>
BSR	$SP - 4 \rightarrow SP; PC \rightarrow (SP); PC * d \rightarrow PC$	BSR <label></label>
BTST	– ( <bit number=""> of Destination) <math>\rightarrow</math> Z;</bit>	BTST Dn, <ea> BTST # <data>,<ea></ea></data></ea>
CHK	If Dn < 0 or Dn > Source then TRAP	CHK <ea>,Dn</ea>
CLR	$0 \rightarrow \text{Destination}$	CLR <ea></ea>
CMP	Destination—Source $\rightarrow$ cc	CMP <ea>,Dn</ea>
CMPA	Destination-Source	CMPA <ea>,An</ea>
CMPI	Destination —Immediate Data	CMPI # <data>,<ea></ea></data>
CMPM	Destination—Source $\rightarrow cc$	CMPM (Ay)+, (Ax)+
DBcc	If condition failse then (Dn – 1 $\rightarrow$ Dn; If Dn $\neq$ –1 then PC + d $\rightarrow$ PC)	DBcc Dn, <label></label>

Opcode	Operation	Syntax	
DIVS	Destination/Source $\rightarrow$ Destination	$\label{eq:dispersive} DIVS.W <\!\!ea\!\!>,\!\!Dn \qquad 32/16 \rightarrow 16r:16q$	
DIVU	Destination/Source $\rightarrow$ Destination	$\label{eq:def-Div} DIVU.W <\!\!ea\!\!>,\!\!Dn \qquad 32/16 \rightarrow 16r:16q$	
EOR	Source $\oplus$ Destination $\rightarrow$ Destination	EOR Dn, <ea></ea>	
EORI	Immediate Data $\oplus$ Destination $\rightarrow$ Destination	EORI # <data>,<ea></ea></data>	
EORI to CCR	Source $\oplus$ CCR $\rightarrow$ CCR	EORI # <data>,CCR</data>	
EORI to SR	If supervisor state then Source ⊕SR → SR else TRAP	EORI # <data>,SR</data>	
EXG	$Rx \leftrightarrow Ry$	EXG Dx,Dy EXG Ax,Ay EXG Dx,Ay EXG Ay,Dx	
EXT	Destination Sign-Extended $\rightarrow$ Destination	EXT.W Dn extend byte to word EXT.L Dn extend word to long word	
ILLEGAL	$\begin{array}{l} \text{SSP}-2 \rightarrow \text{SSP}; \text{Vector Offset} \rightarrow (\text{SSP});\\ \text{SSP}-4 \rightarrow \text{SSP}; \text{PC} \rightarrow (\text{SSP});\\ \text{SSP}-2 \rightarrow \text{SSP}; \text{SR} \rightarrow (\text{SSP});\\ \text{Illegal Instruction Vector Address} \rightarrow \text{PC} \end{array}$	ILLEGAL	
JMP	Destination Address $\rightarrow$ PC	JMP <ea></ea>	
JSR	$SP - 4 \rightarrow SP; PC \rightarrow (SP)$ Destination Address $\rightarrow PC$	JSR <ea></ea>	
LEA	<ea> → An</ea>	LEA <ea>,An</ea>	
LINK	$SP - 4 \rightarrow SP; An \rightarrow (SP)$ $SP \rightarrow An, SP + d \rightarrow SP$	LINK An, # <displacement></displacement>	
LSL,LSR	Destination Shifted by <count> <math display="inline">\rightarrow</math> Destination</count>	LSd <sup>1</sup> Dx,Dy LSd <sup>1</sup> # <data>,Dy LSd<sup>1</sup> <ea></ea></data>	
MOVE	Source $\rightarrow$ Destination	MOVE <ea>,<ea></ea></ea>	
MOVEA	Source $\rightarrow$ Destination	MOVEA <ea>,An</ea>	
MOVE from CCR	$CCR \rightarrow Destination$	MOVE CCR, <es></es>	
MOVE to CCR	Source $\rightarrow$ CCR	MOVE <ea>,CCR</ea>	
MOVE from SR	SR → Destination If supervisor state then SR → Destination else TRAP (MC68010 only)	MOVE SR, <ea></ea>	
MOVE to SR	If supervisor state then Source → SR else TRAP	MOVE <ea>,SR</ea>	

# Instruction Summary

Opcode	Operation	Syntax
MOVE USP	If supervisor state then USP $\rightarrow$ An or An $\rightarrow$ USP else TRAP	MOVE USP,An MOVE An,USP
MOVEC	If supervisor state then $Rc \to Rn$ or $Rn \to Rc$ else TRAP	MOVEC Rc,Rn MOVEC Rn,Rc
MOVEM	Registers → Destination Source → Registers	MOVEM register list, <ea> MOVEM <ea>,register list</ea></ea>
MOVEP	Source $\rightarrow$ Destination	MOVEP Dx.(d,Ay) MOVEP (d,Ay),Dx
MOVEQ	Immediate Data $\rightarrow$ Destination	MOVEQ # <data>,Dn</data>
MOVES	If supervisor state then Rn $\rightarrow$ Destination [DFC] or Source [SFC] $\rightarrow$ Rn else TRAP	MOVES Rn, <ea> MOVES <ea>,Rn</ea></ea>
MULS	Source $\times$ Destination $\rightarrow$ Destination	MULS.W <ea>,Dn <math>16 \times 16 \rightarrow 32</math></ea>
MULU	Source $\times$ Destination $\rightarrow$ Destination	MULU.W <ea>,Dn <math>16 \times 16 \rightarrow 32</math></ea>
NBCD	$0 - (Destination_{10}) - X \rightarrow Destination$	NBCD <ea></ea>
NEG	$0 - (Destination) \rightarrow Destination$	NEG <ea></ea>
NEGX	$0 - (Destination) - X \rightarrow Destination$	NEGX <ea></ea>
NOP	None	NOP
NOT	$\sim$ Destination $\rightarrow$ Destination	NOT <ea></ea>
OR	Source V Destination $\rightarrow$ Destination	OR <ea>,Dn OR Dn,<ea></ea></ea>
ORI	Immediate Data V Destination $\rightarrow$ Destination	ORI # <data>,<ea></ea></data>
ORI to CCR	Source V CCR $\rightarrow$ CCR	ORI # <data>,CCR</data>
ORI to SR	If supervisor state then Source V SR → SR else TRAP	ORI # <data>,SR</data>
PEA	$Sp-4 \rightarrow SP; \leq ea > \rightarrow (SP)$	PEA <ea></ea>
RESET	If supervisor state then Assert RESET Line else TRAP	RESET
ROL, ROR	Destination Rotated by <count> <math display="inline">\rightarrow</math> Destination</count>	ROd <sup>1</sup> Rx,Dy ROd <sup>1</sup> # <data>,Dy ROd<sup>1</sup> <ea></ea></data>
ROXL, ROXR	Destination Rotated with X by <count> <math display="inline">\rightarrow</math> Destination</count>	ROXd <sup>1</sup> Dx,Dy ROXd <sup>1</sup> # <data>,Dy ROXd<sup>1</sup> <ea></ea></data>
RTD	$(SP) \rightarrow PC; SP + 4 + d \rightarrow SP$	RTD # <displacement></displacement>

Opcode	Operation	Syntax
RTE	If supervisor state then (SP) $\rightarrow$ SR; SP + 2 $\rightarrow$ SP; (SP) $\rightarrow$ PC; SP + 4 $\rightarrow$ SP; restore state and deallocate stack according to (SP) else TRAP	RTE
RTR	$(SP) \rightarrow CCR; SP + 2 \rightarrow SP;$ $(SP) \rightarrow PC; SP + 4 \rightarrow SP$	RTR
RTS	$(SP) \rightarrow PC; SP + 4 \rightarrow SP$	RTS
SBCD	$Destination_{10}-Source_{10}-X\toDestination$	SBCD Dx,Dy SBCD -(Ax),-(Ay)
Scc	If condition true then 1s $\rightarrow$ Destination else 0s $\rightarrow$ Destination	Scc <ea></ea>
STOP	If supervisor state then Immediate Data → SR; STOP else TRAP	STOP # <data></data>
SUB	$Destination-Source\toDestination$	SUB <ea>,Dn SUB Dn,<ea></ea></ea>
SUBA	Destination – Source $\rightarrow$ Destination	SUBA <ea>,An</ea>
SUBI	$Destination-Immediate\;Data\toDestination$	SUBI# <data>,<ea></ea></data>
SUBQ	${\sf Destination-Immediate \ Data} \ \rightarrow {\sf Destination}$	SUBQ # <data>,<ea></ea></data>
SUBX	$Destination-Source-X\toDestination$	SUBX Dx,Dy SUBX –(Ax),–(Ay)
SWAP	Register [31:16] ↔ Register [15:0]	SWAP Dn
TAS	Destination Tested $\rightarrow$ Condition Codes; 1 $\rightarrow$ bit 7 of Destination	TAS <ea></ea>
TRAP	$\begin{array}{l} \text{SSP-2} \rightarrow \text{SSP; Format/Offset} \rightarrow (\text{SSP});\\ \text{SSP-4} \rightarrow \text{SSP; PC} \rightarrow (\text{SSP}); \text{SSP-2} \rightarrow \text{SSP};\\ \text{SR} \rightarrow (\text{SSP}); \text{Vector Address} \rightarrow \text{PC} \end{array}$	TRAP # <vector></vector>
TRAPV	If V then TRAP	TRAPV
TST	Destination Tested $\rightarrow$ Condition Codes	TST <ea></ea>
UNLK	$An \rightarrow SP; (SP) \rightarrow An; SP + 4 \rightarrow SP$	UNLK An

# Data Reg.Direct Mode

the effective address field specifies the data register containing the operand.

GENERATION: ASSEMBLER SYNTAX: EA MODE FIELD: EA REGISTER FIELD: NUMBER OF EXTENSION WORDS:	EA = Dn Dn 000 REG. NO. 0	

DATA REGISTER OPERAND

move.W D3, D4 ;D3 source, D4 destination Before: D3 =100030FE

D4=8E552900

After: D3=100030FE D4=8E5530FE



# Address Reg. Indirect Mode

# Hereffective address field specifies the address register containing the address of the operand in memory.





What would be the content of D7 after

move.W (A0), D7 ?

### Address Reg. Indirect with Post-increment Mode

- \* The effective address field specifies the address register containing the address of the operand in memory.
- After the operand address is used, it is incremented by one, two, or four depending on the size of the operand: byte, word, or long word, respectively.



### **Address Register Indirect with Pre-decrement Mode**

- Hereit address field specifies the address register containing the address of the operand in memory.
- Before the operand address is used, it is decremented by one, two, or four depending on the operand size: byte, word, or long word, respectively.
  EA = (An)-SIZE



### **Address Register Indirect with Displacement Mode**

- The sum of the address in the address register, which the effective address H specifies, plus the sign-extended 16-bit displacement integer in the extension word is the operand's address in memory.
- Displacements are always **sign-extended to 32 bits** prior to being used in H effective address calculations.



### Address Register Indirect with Index (8-Bit Displacement) Mode

- 38 This addressing mode requires one extension word that contains an index register indicator and an 8-bit displacement. The index register indicator includes size and scale information.
- He operand's address is the sum of the address register's contents; the signextended displacement value in the extension word's low-order eight bits; and the index register's sign-extended contents (possibly scaled).
- Here the user must specify the address register, the displacement, and the index register in this mode.
  move.L 2 (A0, D4.W), D3



### What would be the EA for the following instruction?

If D4=0	0008100	instead	
move.L	2(A0, D4	.W), D3	

A0 :	00007F00
D4:	FFFF8100
disp:	2
-	00000002

### What would be the EA for the following instruction?

move.L \$F2(A0, D4.W), D3	A0: D4: disp:	00007F00 00000100 FFFFFFF2 00007FF2
		00007FF2

### **Program Counter Indirect with Displacement Mode**

- 38 The address of the operand is the sum of the address in the program counter (PC) and the sign-extended 16-bit displacement integer in the extension word.
- **#** Therefore, EA=(PC)+Displacement =Label Address
- **#** For branching with memory reference
- However, this could be done by simpler addressing mode



Data(PC), D4

move.b

### Program Counter Indirect with Index (8-Bit Displacement) Mode

- Hereight bits, and the sized, scaled, and sign-extended index operand.
- Since the displacement is referenced to PC, EA actually is:

EA=Label Address + (Index Address)



# TIME-OUT (show me how to write a code)



# ASM68K and EMU68K

### ₭ ASM68K Assembler and EMU68K emulator ASM68K

⊠Numbers:

- \$1000 for hexadecimal
- 1000 for decimal

■Labels

- Must begin in the first column
- Up to 16 characters long (letters, numbers, and underscore)
- The first character must be a letter

Directives

- ORG <address> ;set PC to <Address>
- DC <List> ;Define constant in <list> (.B, .W, .L)
- DS <number>
   .W, .L)
- EQU <number>
- ;Set Label equal to <number>

;Define <number> of storage locations (.B,

END <address> ;End source file, specify start <address>29

# The first Code

H TUTOR	RIAL					
🖁 First	.asm	l				
🔼 Not	case	sens	sitive			
		; f	first.a	asm		
		st	art	org MOVE.L MOVe.L add.b end	\$0 #\$123 #\$5F0 d2, D start	8456A8, D2 02c372, d3 03
<pre>first.l</pre>	.st					
000000				;first.a	sm	
000000					org	\$0
000000	243C	1234	56A8	start	move.1	#\$123456A8, D2
000006	263C	5F02	C372		move.1	#\$5f02c72, d3
00000C	D602				add.b	d2, d3

# ASM68K and EMU68k

EMU68K

Emulator Memory:

⊡up to 64KB is allocated

☑ Therefore, \$208500 and \$008500 accesses the same location

**X**TRAP (additional function):

Provide Character I/O from PC Keyboard

•And to the PC display

- •#0: CHAR\_IN read from PC Keyboard and store in D1
- •#1: CHAR\_OUT write to PC monitor
- •#2: CL-LF move cursor to the first column of next line
- •#3: PRINT\_MSG display (A3)
- •#9:GETCMD return to emulator

Example Code: TRAP.ASM

•Tracing -g 8100

# Trap example code

;trap.asm		
;TRAP # in EMU68K ;0 CHAR_IN (from PC Keyboard) ;TRAP #0 stores the character in D1 ;1 CHAR_OUT (to PC Display)	start	org \$8100 movea.l #inqr, A3 trap #2 trap #3 trap #2
;3 PRINT_MSG (to PC display) ;TRAP #3 displays (A3) ;9 GETCMD (return to emulator)	redo	trap #0 cmpi.b #'q', D1 trap #1
org \$8000 rmsg dc.b 'good guess!' dc.b 0 ;string must be ended with 0	;	beq exit trap #1 movea.l #wmsg, a3 trap #2 ;CRLF
wmsg dc.b 'guess again' dc.b 0 ;string ended with 0	avit	trap #3 trap #2 bra redo movea 1 #rmsg a3
ingr dc.b 'Guess a character' dc.b 0 ;ended with 0	CAIL	trap #3 trap #2 ;CRL trap #9
		ena start



; CRLF

### **Absolute Short Addressing Mode**

- # the address of the operand is in the extension word.
- Here 16-bit address is sign-extended to 32 bits before it is used.



### **Absolute Long Addressing Mode**

- Here the operand's address occupies the two extension words following the instruction word in memory.
- # The first extension word contains the high-order part of the

address; the second contains the low-order part of the address.



move.b \$2e000, D0

# **Immediate Mode**

# He operand is in one or two extension words.

GENERATION:	OPERAND GIVEN
ASSEMBLER SYNTAX:	#<>>>>
EA MODE FIELD:	111
EA REGISTER FIELD:	100
NUMBER OF EXTENSION WORDS:	1,2,4, OR 6, EXCEPT FOR PACKED DECIMAL REAL OPERANDS

### D5: 12345678

- (1) move,b #\$3A,D5 New D5=?
- (2) move.w #\$9E00, D5 New D5=?
- (3) move.l #1, D5 New D5=?

### CCR and Condition Code



15	13	10	8	4		0
Т	S	12   1	10	×	N Z	V C



### **Condition Codes**

### **#**Most instructions affect the state of the five

```
flags
△N (Negative flag):
☑1 (set): MSB of the result is 1 (set)
☑0 (cleared): otherwise
```

```
move.b #$3F, D0
addi.b #1,D0
3F
01
40 -->0100 0000 N=0
move.b #$7F,D0
addi.b #1,D0
7F
01
80 --> 1000 0000 N=1
```

### **Condition Codes**

Z(Zero Flag)

Set (1): result equals zero

⊠Clear(1): otherwise

Initial	value	0	E DO = OO	000003	
subi.b	#1,DO	;	D0=0000	0002	z=0
subi.b	#1,DO	;	D0=0000	0001	Z=0
subi.b	#1,DO	;	D0=0000	0000	Z=1

### ☑ V (Overflow Flag)

Set: a result represents a sign change

⊠Clear: no sign change before and after an operation



Long Word

# **Condition Code**

#C (Carry Flag)

Set :

☑Carry out of the MSB of the result (addition)

⊠Borrow as a result (subtraction)

Clear: otherwise

move.b subi.b	#6, #1,	D0 D0	;D0=0000 0006 ;D0=0000 0005		C=x C=0	Addition with 2's complement
move.b subi.b	#6 <i>,</i> #9 <i>,</i>	D0 D0	;D0=0000006 ;D0=FFFFFFD	(borrow)	C=x C=1	00000006 2's Complement of 9 FFFFFFF7
						FFFFFFFD (no carry) that means there WAS borrow