x86 Assembly Programming Part 3

EECE416 Microcomputer

Charles Kim Howard University

Resources:

Intel 80386 Programmers Reference Manual Essentials of 80x86 Assembly Language Introduction to 80x86 Assembly Language Programming

Exercise of Register Size and Data – Do it by hand or by Coding

• Example:

BeforeInstructionAfterEAX: 01 1F F1 23 \rightarrow mov AX, -1 \rightarrow EAX: 01 1F FF FF

	Before	Instruc	ction	After				
(a)	EBX: 00 00 FF 75							
	ECX: 00 00 01 A2	mov	ebx, ecx	EBX, ECX				
(b)	EAX: 00 00 01 A2	mov	eax, 100	EAX				
(c)	EDX: FF 75 4C 2E							
	dValue: DWORD -1	mov	edx, dValue	EDX, dValue				
(d)	AX: 01 4B	mov	ah, 0	AX				
(e)	AL: 64	mov	al, -1	AL				
(f)	EBX: 00 00 3A 4C							
	dValue: DWORD ?	mov	dValue, ebx	EBX, dValue				
(g)	ECX: 00 00 00 00	mov	ecx, 128	ECX				

ASM code for testing

TITLE Register Size and Data (RegSize2.asm) ;(e) EAX,0 mov ; This program adds and subtracts 32-bit integers. AL,64 mov INCLUDE Irvine32.inc ;(f) .data EBX,00003A4Ch mov ;(c) dValue2,EBX mov dValue1 DWORD -1 ;(f) ;(g) dValue2 ? DWORD mov ECX,0 ECX,128 mov .code main PROC call DumpRegs ;(a) EBX,0000FF75h mov exit ECX,000001A2h mov main ENDP EBX,ECX mov END main ;(b) EAX,000001A2h mov EAX,100 mov ;(c) EDX, ØFF754C2Eh mov EDX,dValue1 mov ;(d) mov EAX,0 AX,014Bh mov AL,0 mov


Debugging for (c)

```
RegSize2.asm ×
         Longeon
    ;(b)
              EAX,000001A2h
         mov
              EAX,100
         mov
    ;(c)
              EDX, ØFF754C2Eh
         mov
              EDX,dValue1
         mov
    ;(d)
         mov EAX,0
              AX,014Bh
         mov
              AL,0
         mov
    ;(e)
              EAX,0
         mov
              AL,64
         mov
    ;(f)
              EBX,00003A4Ch
         mov
              dValue2,EBX
         mov
100 % 👻 🖪
                                          Registers
                                                                                     - 🗆 ×
Memory 1
                                           EAX = 00000064 EBX = 000001A2
Address: 0x00401010
                                           ECX = 000001A2 EDX = FFFFFFF
            bb 75 ff 00 00 b9 a2 01 00 0
0x00401010
                                                                                         Ξ
                                           ESI = 00000000 EDI = 00000000
0x00401020 00 b8 64 00 00 00 ba 2e 4c 7
                                           EIP = 00401031 ESP = 0018FF8C
0x00401030 00 b8 00 00 00 00 66 b8 4b 0
                                           EBP = 0018FF94 EFL = 00000246
0x00401040 00 b0 40 bb 4c 3a 00 00 89 1
0x00401050 00 00 00 b9 80 00 00 00 e8 e
0x00401060 f0 0f 00 00 cc cc cc cc cc c
0x00401070 cc cc cc cc cc cc cc cc cc c
```


```
Debuaaina for (f)
RegSize2.asm ×
            Longeon
   ;(b)
        mov EAX,000001A2h
        mov EAX,100
   ;(c)
            EDX, 0FF754C2Eh
        mov
            EDX,dValue1
        mov
   ;(d)
        mov EAX,0
            AX,014Bh
        mov
        mov AL,0
   ;(e)
        mov EAX,0
        mov AL,64
   ;(f)
            EBX,00003A4Ch
        mov
             dValue2,EBX
        mov
Registers
                                                                             • □ ×
Memory 1
                                      EAX = 00000040 EBX = 00003A4C
Address: 0x00405000
                                                                                ÷
0
```

Address	0,00400	000											1	
0x0040	5000	ff	ff	ff	ff	00	00	00	00	00	0	ECX = 000001A2 EDX = FFFFFFFF		=
0x0040	5010	00	30	31	32	33	34	35	36	37	3			
0x0040	5020	46	20	20	20	20	20	20	20	20	2			
0x0040	5030	20	20	20	20	20	20	20	20	20	2	EBP = 0018FF94 EFL = 00000246		
0x0040	5040	20	20	20	20	20	20	20	20	20	2			
0x0040	5050	20	20	20	20	20	20	20	20	20	2	00405004 = 0000000		Ŧ
0x0040	5060	20	20	20	20	20	20	20	20	20	2	*	+	

After (f)



Basic Data Types



Data Declaration

- Directives for Data Declaration and Reservation of Memory
 - BYTE: Reserves 1 byte in memory
 - Example: D1 BYTE 20

D2 BYTE 00010100b

String1 BYTE "Joe";

[4A 6F 65]

- WORD: 2 bytes are reserved
 - Example: num1 WORD -10

num2 WORD 0FFFFh

- DWORD: 4 bytes are reserved
 - Example: N1 DWORD -10
- QWORD: 8 bytes
 - 64 bit: RAX RBX RCX ,etc
 - 32 bit: EDX:EAX Concatenation for CDQ instruction

	0	1	2	3	4	5	6	7
0	NUL	DLE	space	0	@	Р	`	р
1	SOH	DC1 XON	ļ	1	Α	Q	а	q
2	STX	DC2	"	2	В	R	b	r
3	ETX	DC3 XOFF	#	3	С	S	С	s
4	EOT	DC4	\$	4	D	Т	d	t
5	ENQ	NAK	%	5	E	U	е	u
6	ACK	SYN	&	6	F	V	f	V.
7	BEL	ETB	I	7	G	W	g	w
8	BS	CAN	(8	Н	Х	h	×
9	HT	EM)	9	I.	Y	i	У
Α	LF	SUB	*	:	J	Ζ	j	z
в	VT	ESC	+	1	K	[k	{
С	FF	FS		<	L	<u>ا</u>	- I	
D	CR	GS	-	=	M]	m	}
Е	SO	RS		>	N	۸	n	~
F	SI	US	1	?	0	_	0	del

Instruction Format

Opcode: mov eax, source specifies the operation performed by the instruction. dest, eax mov Register specifier eax, source+4 mov an instruction may specify one or two register operands. Addressing-mode specifier dest+4, eax when present, specifies whether an operand mov is a register or memory location. eax, source+8 mov Displacement ۲ dest+8, eax mov - when the addressing-mode specifier eax, source+12 mov indicates that a displacement will be used to compute the address of an operand, the dest+12, eax mov displacement is encoded in the instruction. Immediate operand - when present, directly provides the value of an operand of the instruction. Immediate operands may be 8, 16, or 32 bits wide. mov eax, U

386 Instruction Set

- 9 Operation Categories
 - Data Transfer
 - Arithmetic
 - Shift/Rotate
 - String Manipulation
 - Bit Manipulation
 - Control Transfer
 - High Level Language Support
 - Operating System Support
 - Processor Control
- Number of operands: 0, 1, 2, or 3

Table 2-20. Altaineur maturauma												
ADDITION												
ADD	Add operands											
ADC	Add with carry											
INC	Increment operand by 1											
AAA	ASCII adjust for addition											
DAA	Decimal adjust for addition											
SUBTRACTION												
SUB Subtract operands												
SBB	Subtract with borrow											
DEC	Decrement operand by 1											
NEG	Negate operand											
СМР	Compare operands											
DAS	Decimal adjust for subtraction											
AAS	ASCII Adjust for subtraction											
	MULTIPLICATION											
MUL	Multiply Double/Single Precision											
IMUL	Integer multiply											
AAM	ASCII adjust after multiply											
	DIVISION											
DIV	Divide unsigned											
IDIV	Integer Divide											
AAD	ASCII adjust before division											

Data movement Instructions


- MOV (Move)
 - transfers a byte, word, or doubleword from the source operand to the destination operand: $R \rightarrow M$, $M \rightarrow R$, $R \rightarrow R$, $I \rightarrow R$, $I \rightarrow M$
 - − The MOV instruction cannot move $M \rightarrow M$
 - − M→M via MOVS (string)
- MOVZX (Move with Zero-Extended)
- MOVSX (Move with Sign-Extended)
- XCHG (Exchange)
 - swaps the contents of two operands.
 - swap two byte operands, two word operands, or two doubleword operands.
 - The operands for the XCHG instruction may be two register operands, or a register operand with a memory operand.

MOVZX and MOVSX

- MOVZX
 Using MOVZX to copy a byte into a 16-bit destination.
 0
 10001111
 Source
 J
 00000000
 10001111
 Destination
- MOVSX


Using MOVSX to copy a byte into a 16-bit destination.

mov AL, 8Fh movsx, AX, AL



Direct-Offset Operands

- Add displacement to the name of a variable
- Accessing memory locations that may not have explicit labels
- BYTE Case [AL]



Direct-Offset Operands

• WORD case [AX]

.data arrayW WORD 100h,200h,300h

.code mov ax,arrayW mov ax,[arrayW+2]

0x00404000	00	01	00	02	<u>00</u>	0 3	<u>00</u>	00
0x00404008	00	00	00	00	<u>00</u>	00	00	00
0x00404010	00	00	00	00	00	00	00	00

DWORD case [EAX]

.data

arrayD DWORD 10000h,20000h .code mov eax,arrayD mov eax,[arrayD+4]

0x00404000	00	00	01	00	<u>00</u>	00	0 2	00
0x00404008	00	00	00	00	<u>00</u>	00	00	00
0x00404010	00	00						

- ; EAX = 10000h
- ; EAX = 20000h

Example Code /ch04/moves.asm

TITLE Data Transfer Examples (Mo

(Moves.asm)

; Chapter 4 example. Demonstration of MOV and ; XCHG with direct and direct-offset operands.

Memory-to-memory exchange: INCLUDE Irvine32.inc mov ax,val1 ; AX = 1000h.data xchg ax,val2 ; AX = 2000h, val2 = 1000h val1 WORD 1000h mov val1,ax ; val1 = 2000h val2 WORD 2000h ; Direct-Offset Addressing (byte array): arrayB BYTE 10h,20h,30h,40h,50h mov al,arrayB ; AL = 10h arrayW WORD 100h,200h,300h arrayD DWORD 10000h,20000h mov al,[arrayB+1] ; AL = 20h mov al,[arrayB+2] ; AL = 30h .code ; Direct-Offset Addressing (word array): main PROC mov ax,arrayW ; AX = 100hmov ax,[arrayW+2] ; AX = 200h; MOVZX bx,0A69Bh mov ; Direct-Offset Addressing (doubleword array): movzx eax,bx ; EAX = 0000A69Bhmov eax,arrayD movzx edx,bl ; EAX = 10000h; EDX = 0000009Bhmov eax,[arrayD+4] ; EAX = 20000hmovzx cx,bl ; CX = 009Bh; MOVSX exit bx,0A69Bh mov main ENDP movsx eax,bx ; EAX = FFFFA69Bh END main movsx edx,bl ; EDX = FFFFF9Bh mov bl,7Bh movsx cx,bl ; CX = 007Bh

Data and Code Segment

; Chapter 4 example. Demonstration of MOV and ; XCHG with direct and direct-offset operands. INCLUDE Irvine32.inc .data val1 WORD 1000h val2 WORD 2000h arrayB BYTE 10h, 20h, 30h, 40h, 50h arrayW WORD 100h,200h,300h arrayD DWORD 10000h,20000h .code main PROC MOVZX bx,0A69Bh mov movzx eax,bx ; EAX = 0000A69Bhmovzx edx,bl ; EDX = 0000009Bh


movzx cx.bl

100 % - 4 Memory 2 Memory 1 - DX Address: 0x00401000 - {*} Address: 0x00404000 ÌÌÌÌÌÌé. 0x00404000 00 10 00 20 10 20 30 40 0x00401000 cc cc cc cc cc e9 06 . . . 0x00401007 00 00 00 cc cc cc cc ...ÌÌÌÌ 0x00404008 50 00 01 00 02 00 03 00 P ... 0x0040100E cc cc 66 bb 9b a6 0f ÌÌf».... 0x00404010 00 01 00 00 00 02 00 00 0x00401015 b7 c3 0f b6 d3 66 0f .A. 90f. 0x00404018 00 00 00 00 00 00 00 00 . . 0x0040101C b6 cb 66 bb 9b a6 0f 9Ëf»... 0x00404020 00 00 00 00 00 00 00 00 0x00401023 bf c3 0f be d3 b3 7b ¿Ã..Ó.{ 0x00404028 00 00 00 00 00 00 00 00 . . . Memory 2 🔤 Registers 0x00404030 00 00 00 00 00 00 00 00 0200101038 aa aa aa aa aa aa aa aa


: CX = 009Bh

Data type Conversion Instructions

- CBW (Convert Byte to Word)
 - extends the sign of the byte in register AL throughout AX.
- CWDE (Convert Word to Doubleword Extended)
 - extends the sign of the word in register AX throughout EAX.
- CWD (Convert Word to Doubleword)
 - extends the sign of the word in register AX throughout register DX
 - can be used to produce a doubleword dividend from a word before a word division
- CDQ (Convert Doubleword to Quad-Word)
 - extends the sign of the doubleword in EAX throughout EDX.
 - can be used to produce a quad-word dividend from a doubleword before doubleword division.







Data type Conversion Instructions – Practice

- CBW (Convert Byte to Word) extends the sign of the byte in register AL throughout AX. CWDE (Convert Word to ۲ Doubleword Extended) extends the sign of the word CBW in register AX throughout EAX. CWD (Convert Word to ۲ CWDE Doubleword) extends the sign of the word in register AX throughout CWD register DX can be used to produce a doubleword dividend from a word before a word division CDQ (Convert Doubleword to CDQ ۲ Quad-Word) extends the sign of the doubleword in EAX throughout EDX.
 - can be used to produce a quadword dividend from a doubleword before doubleword division.

MOV EAX,12345678h MOV EDX,11111111h MOV AL,8Fh ;Byte to Word ;EAX= [;WORD to DWORD JEAX = [;WORD to DWORD EAX= [EDX= [;DWORD to QWORD EAX = [EDX =

Data type Conversion Instructions – Code

Conversion.asm X

TITLE Data Type Conversion Examples (Conversion.asm) **CBW (Convert Byte to Word)** INCLUDE Irvine32.inc extends the sign of the byte in register AL throughout AX. .code CWDE (Convert Word to Doubleword Extended) ۲ main PROC extends the sign of the word in register AX throughout EAX,12345678h mov EAX. EDX,76543210h mov CWD (Convert Word to Doubleword) AL, 8Fh mov extends the sign of the word in register AX throughout cbw register DX cwde can be used to produce a doubleword dividend from a cwd word before a word division cdq CDQ (Convert Doubleword to Quad-Word) ۲ exit extends the sign of the doubleword in EAX throughout EDX. main ENDP can be used to produce a guad-word dividend from a END main doubleword before doubleword division.

```
100 % 👻 🖣
```


Memory 1												Registers	- 🗆	×
Address:	0x00404	000									_	EAX = FFFFFF8F EBX = 7EFDE000		*
0x0040	4000	28	40	00	00	00	00	00	00	00	0			=
0x0040	401D	00	00	00	00	00	00	00	00	00	0			
0x0040	403A	00	00	00	00	00	00	00	00	00	0	EIP = 00401022 ESP = 0018FF8C		
0x0040	4057	00	d8	79	d3	75	00	00	00	00	0	EBP = 0018FF94 EFL = 00000246		
0x0040	4074	00	00	00	00	00	00	00	00	00	0			Ŧ
0x0040											- 11		•	
0x0040	40AE	00	00	00	00	00	00	00	00	00	0	🗮 Memory 2 國 Registers		

Addition Instruction

- ADD (Add Integers)
 - (DST + SRC) → DST
 - replaces the destination operand with the sum of the source and destination operands. OF, SF, ZF, CF are all affected.


Before	Instru	uction Execute	d After	After									
EAX: 00 00 00 75 ECX: 00 00 01 A2	add	eax, ecx	EAX	00	00	02	17						
LCA. 00 00 01 A2			ECX	00	00	01	A2						
			SF 0	ZF 0	CF 0	OF	0						

Status Flags




Status Flags

- CF (Carry Flag) EFL[0]
 - 1: Result of unsigned operation is too large
 - 0: otherwise
- PF (Parity Flag) EFL[2]
 - 1: LSB contains an even number of 1's
 - 0: odd number of 1's
- AF (Auxiliary Carry Flag) EFL[4]
 - 1: Carry from bit 3 to bit 4 in an 8-bit operation
 - 0: Otherwise
- ZF (Zero Flag) EFL[6]
 - 1: Result is zero (0)
 - 0: Non-zero
- SF (Sign Flag) EFL[7]
 - 1: Result is Negative
 - 0: Positive
- OF (Overflow Flag) EFL[11]
 - 1: Result of signed operation is too large
 - 0: Otherwise



Flags: CF, ZF, SF


- SF (Sign Flag): 1 (neg) 0 (pos)
- **ZF (Zero Flag):** 1 (result is zero) 0 (otherwise)
- CF (Carry Flag)
 - If the sum of two numbers is one bit longer than the operands, the extra 1 is a carry (or carry out) \rightarrow CF=1
 - A 1 carried into the **highest-order (sign, leftmost) bit position** during addition is called a "**carry in**".
 - CF=1 for borrow (or no carry) in subtraction.
 - CF =1 when there is Carry Out in Addition



carry in

Flags1.asm

LAHF Load Flags into AH Register



Flags: OF


• OF (Overflow flag)

- OF=1 when there is a CARRY IN but no CARRY OUT
- OF=1 when there is a CARRY OUT but no CARRY IN
- If OF=1, result is wrong when adding 2 signed numbers

Example	1 Carry In
483F + 645A → AC99 Carry In but no Carry Out → OF=1	<pre>6 0100 1000 0011 1111 0110 0100 0101 1010 +</pre>
No Carry Out \rightarrow CF=0	1010 1100 1001 1001

- Interpretation:
 - If the operation is for unsigned number addition \rightarrow Correct
 - If the operation is for signed numbers \rightarrow Incorrect

Flags1.asm




EBP = 0018FF94 EFL = 00000A96


00401057 00 00 6a 00 e8 f4 0f 00 00 cc cc cc cc cc cc cc 00401074 cc 50 e8 d4 0

0040103A c3 e8 04 02 00 00 b8 00 00 00 bb 00 00 00


Status Flags --- BEFORE

- BEFORE:
 - EAX= FFFFFF97h
 - EFL= 00000A96h





Flags1.asm



main ENDP

END main

/ 70 •																							
mory 1	bry 1															Registers							
dress:	0x00401	.000															П	EAX	=	00000035	EBX	= 0000000)
0040	1000	сс	сс	сс	сс	сс	e9	06	00	00	00	сс	сс	сс	сс	сс	d	ECX	=	00000000	EDX	= 00401005	<i>.</i>
0040	101D	f6	02	d8	9f	e8	1e	02	00	00	b8	00	00	00	00	bb	0	ESI	=	00000000	EDI	= 0000000)
0040	103A	c 3	e8	04	02	00	00	b 8	00	00	00	00	bb	00	00	00	e					= 0018FF80	
0040	1057	00	00	6a	00	e8	f4	0f	00	00	сс	сс	сс	сс	сс	сс	d	EBP	=	0018FF94	EFL	= 00000217	1
0040	1074	сс	сс	сс	сс	сс	сс	сс	сс	сс	сс	сс	сс	50	e8	d4	0						
0040	1091	50	40	00	00	75	05	e8	ff	04	00	00	8d	45	ea	50	f						
0040	10AE	ea	66	a3	11	56	40	00	81	3d	11	56	40	00	00	02	e	4					

SUB (Subtract Integers)

• SUB:

- Operation: (DST SRC) → DST
- subtracts the source operand from the destination operand and replaces the destination operand with the result. If a borrow is required, the CF is set. The operands may be signed or unsigned bytes, words, or doublewords.

label mnemonic dst, src

EAX: 00 00 00 75 s ECX: 00 00 01 A2	ub	ecx,	eax	EAX	00	00	00	75
.e.n. 00 00 01 112				ECX	00	00	01	2D
				SF0	ZF 0	CF 0	OF	0

SUB (Subtract Integers) – Manual Check

ECX - EAX					
ECX 00 00 01 A2 -) EAX 00 00 00 75					
	ECX	00	00	01	A2
+) 16's Complement o	f EAX	FF	FF	FF	8B
		00	00	01	2D
For Flag Check> Binary					
		1			
0000 0000 0000 0000 0000 00 1111 1111 1					
<	OI DEID	110	I		
Cary In & Carry Out> OF= CF=0 because Carry Out (*N		otra	cti	on)	

ADD & SUB Examples --- Manual Check

EAX: 00 00 00 75 ECX: 00 00 01 A2	sub	eax, ecx	EAX	FF	FF	FE	D3
ECA: 00 00 01 AZ			ECX	00	00	01	A2
			SF 1	ZF 0	CF 0	OF ()
AX: 77 AC CX: 4B 35	add	ax, cx	AX	C2	E1		
OA. 40 55			CX	4B	35		
			SF 1	ZF 0	CF 0	OF :	1
EAX: 00 00 00 75 ECX: 00 00 01 A2	sub	ecx, eax	EAX	00	00	00	75
ECA. 00 00 01 A2			ECX	00	00	01	2D
			SF 0	ZF 0	CF 0	OF ()
BL: 4B	add	bl, 4	BL	4F			
			SF 0	ZF 0	CF 0	OF ()

• SUB [dst] – [src]

SF: Sign Falg ZF: Zero Flag CF: Carry Flag OF: Overflow Flag

DX: FF 20 word at value: FF 20	sub	dx, Value	DX	00	00]		
word do value. IT 26			Value	FF	20]		
			SF 0	ZF 1	CF 0	OF ()	
EAX: 00 00 00 09	add	eax, 1	EAX	00	00	00	0A	
			SF 0	ZF 0	CF 0	OF)	
doubleword at Dbl: 00 00 01 00	sub	Dbl, 1	Dbl	00	00	00	FF	
00 00 01 00			SF 0	ZF 0	CF 0	OF)	

INC & DEC

- INC (Increment)
 - DST +1 → DST
 - adds one to the destination operand. INC does not affect CF. Use ADD with an immediate value of 1 if an increment that updates carry (CF) is needed.

ECX: 00 00 01 A2	inc ecx	ECX	00	00	01	A3
		SF 0	ZF 0	OF	0	

- DEC (Decrement)
 - DST 1 → DST
 - subtracts 1 from the destination operand. DEC does not update CF. Use SUB with an immediate value of 1 to perform a decrement that affects carry.

			_	
BX: 00 01	dec bx	BX	00	00
		070.0		07.0
		SF 0	ZF 1	OF 0

INC + DEC examples

Example		
Before	Instruction executed	After
ECX: 00 00 01 A2	inc ecx	ECX 00 00 01 A3
		SF0 ZF0 OF0
AL: F5	dec al	AL F4
		SF1 ZF0 OF0
word at Count: 00 09	inc Count	Count 00 0A
		SF0 ZF0 OF0
BX: 00 01	dec bx	BX 00 00
		SF0 ZF1 OF0
EDX: 7F FF FF FF	inc edx	EDX 80 00 00 00
		SF1 ZF0 OF1

CMP + NEG

- CMP (Compare)
 - DST SRC
 - subtracts the source operand from the destination operand. It updates OF, SF,
 ZF, AF, PF, and CF but does not alter the source and destination operands.

cmp	eax, 350	5
cmp	wordOp,	0d3a6h
cmp	bh, '\$'	

- NEG (Negate)
 - 0 − DST \rightarrow DST
 - subtracts a signed integer operand from zero. The effect of NEG is to reverse the sign of the operand from positive to negative or from negative to positive (i.e., 16's complement)
 - SF and ZF are affected



NEG Examples

truction e. g bx	xecuted	After BX	FE	5E		
g bx		BX	FE	56		
				015		
		SF 1	ZF 0			
g dh		DH	0B			
		SF 0	ZF 0			
g Flag		Flag	FF	FF		
		SF 1	ZF 0			
g eax		EAX	00	00	00	00
		SF 0	ZF 1			
			SF 1 g eax EAX	SF1 ZF0	g eax EAX 00 00	SF1 ZF0 g eax EAX 00 00 00

Inc/Neg Practice

```
mov EDX, OFFSET prompt
        call WriteString
        call ReadDec
        mov z, EAX
        mov EAX, x
        add EAX, y
        mov EBX,z
        add EBX,EBX
        call DumpRegs
        ---- FAY FOY
   m
100 %
```

IncNeg.asm X

	Jul J	EAX,	EBX					
C	all	Dumpl	Regs				mov EDX,OFFSET prompt	
i	inc	EAX					call WriteString	
c	all	Dumpl	Regs					
n	neg	EAX	-				call ReadDec	
	all		Regs				;Others ReadHex (Hex number)), ReadInt (signed number)
		0.00	5				mov x,EAX	
e	exit							
main E								
ENE								
100 % - 4								
100 % - 1 Memory 1		-		-	-	-	Registers	
	105000							52 EBX = 00000034
Memory 1 Address: 0x004		6e 3	74 65	72	20 79	6f	EAX = 000000	52 EBX = 00000034 00 EDX = 00405000
Memory 1 Address: 0x004 0x00405000) <mark>4</mark> 5		74 65 20 6e				EAX = 000000 Enter yo	
Memory 1 Address: 0x004 0x00405000 0x00405008	45 75	72	20 <mark>6</mark> e	75	6d 62	65	EAX = 000000 Enter yo ur numbe ESI = 000000 ESI = 000000	00 EDX = 00405000
Memory 1 Address: 0x004 0x00405000	 45 75 72 	72 3 3a 3		75 00	6d 62 23 00	65 00	EAX = 000000 Enter yo ur numbe r: .# EAX = 000000 ESI = 000000 EIP = 004010	00 EDX = 00405000 00 EDI = 00000000
Memory 1 Address: 0x004 0x00405000 0x00405000 0x00405008 0x00405010	 45 75 72 	72 3 3a 3	20 6e 20 20	75 00	6d 62 23 00	65 00	EAX = 000000 Enter yo ur numbe r: .# EAX = 00000 ESI = 00000 EIP = 004010 ERP = 001855	00 EDX = 00405000 00 EDI = 00000000 6E ESP = 0018FF8C

INCLUDE Irvine32.inc

DWORD

DWORD

DWORD

mov

mov

?

?

?

EAX,0

EBX,0

BYTE "Enter your number: ",0

.data

prompt

.code main PROC

х

У

z

Link Library Procedures – Just a few

- DumpRegs
 - Displays EAX, EBX, etc
- ReadDec
 - Reads a 32-bit unsigned decimal integer from keyboard and returns the value in EAX
- ReadHex
 - Reads a 32-bit unsigned hex integer from the keyboard and returns the value in EAX
- ReadInt
 - Reads a 32-bit signed decimal integer from the keyboard and returns the value in EAX
- WriteString
 - Write a null-terminated string to the console window (pass the string's offset in EDX)

DumpRegs

C:\Irvine\Examples\ch04\Project\Debug\Project.exe


EAX=00000052 EBX=00000034 ECX=00000000 EDX=00401005 ESI=00000000 EDI=00000000 EBP=0018FF94 ESP=0018FF8C EIP=00401028 EFL=00000212 CF=0 SF=0 ZF=0 OF=0 AF=1 PF=0

EAX=0000001E EBX=00000034 ECX=00000000 EDX=00401005 ESI=00000000 EDI=00000000 EBP=0018FF94 ESP=0018FF8C EIP=0040102F EFL=00000216 CF=0 SF=0 ZF=0 0F=0 AF=1 PF=1


EAX=0000001F EBX=00000034 ECX=00000000 EDX=00401005 ESI=00000000 EDI=00000000 EBP=0018FF94 ESP=0018FF8C EIP=00401035 EFL=00000202 CF=0 SF=0 ZF=0 0F=0 AF=0 PF=0

EAX=FFFFFFE1 EBX=00000034 ECX=00000000 EDX=00401005 ESI=00000000 EDI=00000000 EBP=0018FF94 ESP=0018FF8C EIP=0040103C EFL=00000297 CF=1 SF=1 ZF=0 0F=0 AF=1 PF=1

Multiplication Instruction - MUL



- MUL (Unsigned Integer Multiply)
 - performs an unsigned multiplication of the source operand and the accumulator [(E)AX].
 - If the source is a byte, the processor multiplies it by the contents of AL and returns the double-length result to AH and AL (Concatenated) i.e, AX.
 - If the source operand is a word, the processor multiplies it by the contents of AX and returns the double-length result to DX and AX.
 - If the source operand is a double-word, the processor multiplies it by the contents of EAX and returns the 64-bit result in EDX and EAX (Concatenated). MUL sets CF and OF when the upper half of the result is nonzero; otherwise, they are cleared.
 - Operand **cannot** be immediate



MUL - Exercise

		double word
EAX EBX	00 00 00 05 00 00 00 02	mulebx, 00 00 00 00 00 EPX
EAX EBX EDX	X X X X 00 05 X X X 00 0 2 X X X X X X XX	mul bx XX XX 0000 EDX XX XX 000A EAS
EAX EDX	00 00 00 0A xx xx xx xx	mul eav 00 00 00 00 ED
EAX Fact Cme	$x \times x \times x \times x = 05$ for \leftarrow by te (FF) m loc.)	mul factor &X X 04FB EAX

IMUL (Signed Integer Multiply)

- performs a signed multiplication operation. IMUL has three variations:
 - An one-operand form. The operand may be a byte, word, or doubleword located in memory or in a general register. This instruction uses EAX and EDX as implicit operands in the same way as the MUL instruction.


imul source

 2. A two-operand form. One of the source operands may be in any general register while the other may be either in memory or in a general register. The product replaces the general-register operand.


imul destination register, source

The immediate operand is treated as signed. If the immediate operand is a byte, the processor automatically sign-extends to the size of destination before performing the multiplication.

IMUL



Division Instruction





- DIV (Unsigned Integer Divide)
 - performs an unsigned division of the accumulator by the source operand.
 - The dividend (the accumulator) is twice the size of the divisor (the source operand)


 Size of Source Operand (divisor)	Dividend	Quotient	Remainder
Byte	AX	AL	AH
Word	DX:AX	AX	DX
Doubleword	EDX:EAX	EAX	EDX

- IDIV (Signed Integer Divide)
 - performs a signed division of the accumulator by the source operand.
 - uses the same registers as the DIV instruction


DIV opr/store summary








DIV & IDIV





MUL & IMUL DIV & IDIV Exercise

A. MUL & IMUL Practice

- (1) Before: [EAX]=EF EF EF E4; [EBX]=00 00 00 02 Instruction: MUL EBX After: [EAX]=______[EDX]=_____
- (2) Before: [EAX]=00 00 EF EF; [EDX]=EF EF 00 02 Instruction: MUL AX After: [EAX]=_____[EDX]=_____

B. DIV & IDIV Practice

(1) BEFORE: [EDX]=00 00 00 00, [EAX]=00 00 00 9A, [EBX]=00 00 00 0F Instruction: IDIV EBX AFTER: [EAX]=_____ [EDX]=_____

(2) BEFORE: [EAX]=00 00 FF 75, [COUNT]=FC {byte size} Instruction: IDIV_COUNT AFTER: [EAX]=_____

MulDiv.asm


MulDiv.asm	×																							
;(4)	mov mov mov idiv	ECX EDX	, 9AH , 0FH , 0			;E	AX?	ED)	K?															
;(5) ; ;	mov div exit	COU	, ØFI NT	F 75h	1	;E	AX?																	
Memory 1		8								- 1	×	F	Register	rs										
Address: 0x 0x00405031 0x0040503E 0x00405045	00 00 00	00 0 00 0	10 00 10 00	00 00	00 00	00 00	00 00	00 0 00 0	0	 ▼ {\$\$			EDX = EIP =	=	00000028	E	SI	=	0000000F 00000000 0018FF8C	EDI	=	0000	0000	0
0x0040504F	00	00 0	0 00	00	00	00	00	00 c	8	 	È													

	EDX,OFFSET prompt l WriteString	Integer
	l ReadDec ReadHex (Hex number), ReadInt (signed number)	5
	TC,EAX	2 7 2 Round off
mov	EAX, TC	-12
imu	1 EAX, 9	E.I.
add	EAX,2	$\overrightarrow{)}$
mov	EBX,5	2 7 5
cdq		
idi	v EBX	1
add	EAX,32	立てんいら
mov	TF,eax	2 0
exi		
main END	P	

Memory 1										Registers
Address: 0x00405	000									EAX = 0000005A EBX = 00000005
0x00405000	45	6e	74	65	72	20	79	6f	Enter yo	ECX = 00000000 EDX = 00000000
0x00405008	75	72	20	74	65	6d	70	65	ur tempe	ESI = 00000000 EDI = 00000000
)x00405010	72	61	74	75	72	65	20	69	rature i	EIP = 00401049 ESP = 0018FF8C
0x00405018	6e	20	43	65	6c	63	69	75	n Celciu	EBP = 0018FF94 EFL = 00000206
x00405020	73	20	28	54	63	29	3a	20	s (Tc):	
0x00405028	20	00	20	00	00	00	5a	00	Z.	

Boolean Operation Instruction

- AND, OR, XOR, and NOT
- NOT (Not)
 - inverts the bits in the specified operand to form a one's complement of the operand.
 - a unary operation that uses a single operand in a register or memory.
 - has no effect on the flags.
- AND: logical operation of "and"
- OR: Logical operation of "(inclusive)or"
- XOR: Logical operation of "exclusive or".
- AND, OR, XOR clear OF and CF, leave AF undefined, and update



Bit Test, Modify, Scan Instructions

- Bit Test
 - Operates on a single bit in a register or memory
 - assign the value of the selected bit to CF, the carry flag. Then a new value is assigned to the selected bit, as determined by the operation.

Instruction	Effect on CF	Effect on Selected Bit
Bit (Bit Test)	$CF \leftarrow BIT$	(none)
BTS (Bit Test and Set)	$CF \leftarrow BIT$	BIT ← 1
BTR (Bit Test and Reset)	$CF \leftarrow BIT$	BIT ← 0
BTC (Bit Test and Complement)	$CF \leftarrow BIT$	BIT ← NOT(BIT)

• Bit Scan

- scan a word or doubleword for a one-bit and store the index of the first set bit into a register.
- The ZF flag is set if the entire word is zero (no set bits are found)
- ZF is cleared if a one-bit is found.
- If no set bit is found, the value of the destination register is undefined.
- BSF (Bit Scan Forward)
 - scans from low-order to high-order (starting from bit index zero).
- BSR (Bit Scan Reverse)
 - scans from high-order to low-order (starting from bit index 15 of a word or index 31 of a doubleword).

Shift Instructions


- The bits in bytes, words, and doublewords may be shifted arithmetically or logically, up to 31 places.
- Specification of the count of shift
 - Implicitly as a single shift
 - Immediate value
 - Value contained in the CL (lower order 5 bits)
- **CF** always contains the value of the last bit shifted out of the destination operand.
- In a <u>single-bit shift</u>, **OF** is set if the value of the high-order (**sign**) bit was changed by the operation. Otherwise, OF is cleared.
- The shift instructions provide a convenient way to **accomplish** division or multiplication by binary power.


SAL, SAR, SHL, SHR

- SAL (Shift Arithmetic Left) shifts the destination byte, word, or doubleword operand left by one or by the number of bits specified in the count operand.
 - CF receives the last bit shifted out of the left of the operand.
- SAR (Shift Arithmetic Right) shifts the destination byte, word, or doubleword operand to the right by one or by the number of bits specified in the count operand.
 - SAR preserves the sign of the register/mem operand as it shifts the operand to the right.
 - CF receives the last bit shifted out of the right of the operand.
- SHL (Shift Logical Left) is a synonym for SAL
 - CF Receives the last bit shifted out of the left of the operand.
 - SHL shifts in zeros to fill the vacated bit locations
- SHR (Shift Logical Right) shifts the destination byte, word, or doubleword operand right by one or by the number of bits specified in the count operand.
 - CF received the last bit shifted out of the right of the operand.
 - Shifts in zeros to fill the vacated bit locations.


SHL SAL SHR SAR

	OF	CF	OPERAND
BEFORE SHL OR SAL	х	х	1000100010001000100010001111
AFTER SHL OR SAL BY 1	1	1 🔶	• 0001000100010001000100011110 🔶 0
AFTER SHL OR SAL BY 10	х	0 🔶	• 00100010001000100011110000000000 🔶 0







Rotation




ROR



RCL



RCR





TRANS	FER					s						
Name	Comment	Code	Operation	0	D	I	Т			Α	Ρ	0
MOV	Move (copy)	MOV Dest,Source	Dest:=Source									Γ
XCHG	Exchange	XCHG Op1,Op2	Op1:=Op2, Op2:=Op1									
STC	Set Carry	STC	CF:=1									-
CLC	Clear Carry	CLC	CF:=0									(
CMC	Complement Carry	CMC	CF:=CF									:
STD	Set Direction	STD	DF:=1 (string op's downwards)		1							
CLD	Clear Direction	CLD	DF:=0 (string op's upwards)		0							
STI	Set Interrupt	STI	IF:=1			1						
CLI	Clear Interrupt	CLI	IF:=0			0						
PUSH	Push onto stack	PUSH Source	DEC SP, [SP]:=Source									
PUSHF	Push flags	PUSHF	O, D, I, T, S, Z, A, P, C 286+: also NT, IOPL									
PUSHA	Push all general registers	PUSHA	AX, CX, DX, BX, SP, BP, SI, DI									
POP	Pop from stack	POP Dest	Dest:=[SP], INC SP									
POPF	Pop flags	POPF	O, D, I, T, S, Z, A, P, C 286+: also NT, IOPL	±	±	±	±	±	±	±	±	:
POPA	Pop all general registers	POPA	DI, SI, BP, SP, BX, DX, CX, AX									
CBW	Convert byte to word	CBW	AX:=AL (signed)									
CWD	Convert word to double	CWD	DX:AX:=AX (signed)	±				±	±	±	±	:
CWDE	Conv word extended double	CWDE 386	EAX:=AX (signed)									
IN <i>i</i>	Input	IN Dest, Port	AL/AX/EAX := byte/word/double of specified port									
OUT i	Output	OUT Port, Source	Byte/word/double of specified port := AL/AX/EAX									Γ

i for more information see instruction specifications

Flags: ±=affected by this instruction ?=undefined after this instruction

9

.

Arithmetic

ARITHM	IETIC		,	Flags											
Name	Comment	Code	Operation	0	D	Т				Α	Ρ	С			
ADD	Add	ADD Dest,Source	Dest:=Dest+Source	±				±	±	±	±	ŧ			
ADC	Add with Carry	ADC Dest,Source	Dest:=Dest+Source+CF	±				±	±	±	±	±			
SUB	Subtract	SUB Dest,Source	Dest:=Dest-Source	±				±	±	±	±	±			
SBB	Subtract with borrow	SBB Dest,Source	Dest:=Dest-(Source+CF)	±				±	±	±	±	±			
DIV	Divide (unsigned)	DIV Op	Op=byte: AL:=AX / Op AH:=Rest	?				?	?	?	?	?			
DIV	Divide (unsigned)	DIV Op	Op=word: AX:=DX:AX / Op DX:=Rest	?				?	?	?	?	?			
DIV 386	Divide (unsigned)	DIV Op	Op=doublew.: EAX:=EDX:EAX / Op EDX:=Rest	?				?	?	?	?	?			
IDIV	Signed Integer Divide	IDIV Op	Op=byte: AL:=AX / Op AH:=Rest	?				?	?	?	?	?			
IDIV	Signed Integer Divide	IDIV Op	Op=word: AX:=DX:AX / Op DX:=Rest	?				?	?	?	?	?			
IDIV 386	Signed Integer Divide	IDIV Op	Op=doublew.: EAX:=EDX:EAX / Op EDX:=Rest	?				?	?	?	?	?			
MUL	Multiply (unsigned)	MUL Op	Op=byte: AX:=AL*Op if AH=0 ♦	±				?	?	?	?	±			
MUL	Multiply (unsigned)	MUL Op	Op=word: DX:AX:=AX*Op if DX=0 ◆	±				?	?	?	?	н.			
MUL 386	Multiply (unsigned)	MUL Op	Op=double: EDX:EAX:=EAX*Op if EDX=0 ◆	±				?	?	?	?	±			
IMUL i	Signed Integer Multiply	IMUL Op	Op=byte: AX:=AL*Op if AL sufficient ◆	±				?	?	?	?	ŧ			
IMUL	Signed Integer Multiply	IMUL Op	Op=word: DX:AX:=AX*Op if AX sufficient ◆	±				?	?	?	?	±			
IMUL 386	Signed Integer Multiply	IMUL Op	Op=double: EDX:EAX:=EAX*Op if EAX sufficient ◆	±				?	?	?	?	±			
INC	Increment	INC Op	Op:=Op+1 (Carry not affected !)	±				±	±	Ħ	±				
DEC	Decrement	DEC Op	Op:=Op-1 (Carry not affected !)	±				±	±	±	±				
CMP	Compare	CMP Op1,Op2	Op1-Op2	±				±	±	±	±	±			
SAL	Shift arithmetic left (≡ SHL)	SAL Op,Quantity		i				±	±	?	±	±			
SAR	Shift arithmetic right	SAR Op, Quantity		i				±	±	?	±	±			
RCL	Rotate left through Carry	RCL Op,Quantity		i								±			
RCR	Rotate right through Carry	RCR Op, Quantity		i								±			
ROL	Rotate left	ROL Op, Quantity		i								±			
ROR	Rotate right	ROR Op, Quantity		i								±			

i for more information see instruction specifications

+ then CF:=0, OF:=0 else CF:=1, OF:=1



LOGIC				Flags									
Name	Comment	Code	Operation	0	D	Т	Т	S	Ζ	Α	Ρ	С	
NEG	Negate (two-complement)	NEG Op	Op:=0-Op if Op=0 then CF:=0 else CF:=1	±				±	±	±	±	±	
NOT	Invert each bit	NOT Op	Op:=-,Op (invert each bit)										
AND	Logical and	AND Dest,Source	Dest:=Dest_Source	0				±	±	?	±	0	
OR	Logical or	OR Dest,Source	Dest:=DestvSource	0				±	±	?	±	0	
XOR	Logical exclusive or	XOR Dest,Source	Dest:=Dest (exor) Source	0				±	±	?	±	0	
SHL	Shift logical left (≡ SAL)	SHL Op, Quantity		i				±	±	?	±	±	
SHR	Shift logical right	SHR Op, Quantity	- 54-80000-0>8000000-80000000000000000000	i				±	±	?	±	±	

MISC								Flags								
Name	Comment	Code	Operation	0	D	Ι	Т	S	Ζ	Α	Ρ	С				
NOP	No operation	NOP	No operation													
LEA	Load effective address	LEA Dest,Source	Dest := address of Source													
INT	Interrupt	INT Nr	interrupts current program, runs spec. int-program			0	0									



JUMPS	(flags remain unchanged)						
Name	Comment	Code	Operation	Name	Comment	Code	Operation
CALL	Call subroutine	CALL Proc		RET	Return from subroutine	RET	
JMP	Jump	JMP Dest					
JE	Jump if Equal	JE Dest	(≡ JZ)	JNE	Jump if not Equal	JNE Dest	(≡ JNZ)
JZ	Jump if Zero	JZ Dest	(≡ JE)	JNZ	Jump if not Zero	JNZ Dest	(≡ JNE)
JCXZ	Jump if CX Zero	JCXZ Dest		JECXZ	Jump if ECX Zero	JECXZ Dest	386
JP	Jump if Parity (Parity Even)	JP Dest	(≡ JPE)	JNP	Jump if no Parity (Parity Odd)	JNP Dest	(≡ JPO)
JPE	Jump if Parity Even	JPE Dest	(≡ JP)	JPO	Jump if Parity Odd	JPO Dest	(≡ JNP)

JUMPS Unsigned (Cardinal)					JUMPS Signed (Integer)				
JA	Jump if Above	JA Dest	(≡ JNBE)	JG	Jump if Greater	JG Dest	(≡ JNLE)		
JAE	Jump if Above or Equal	JAE Dest	$(\equiv JNB \equiv JNC)$	JGE	Jump if Greater or Equal	JGE Dest	(≡ JNL)		
JB	Jump if Below	JB Dest	$(\equiv JNAE \equiv JC)$	JL	Jump if Less	JL Dest	(≡ JNGE)		
JBE	Jump if Below or Equal	JBE Dest	(≡ JNA)	JLE	Jump if Less or Equal	JLE Dest	(≡ JNG)		
JNA	Jump if not Above	JNA Dest	(≡ JBE)	JNG	Jump if not Greater	JNG Dest	(≡ JLE)		
JNAE	Jump if not Above or Equal	JNAE Dest	$(\equiv JB \equiv JC)$	JNGE	Jump if not Greater or Equal	JNGE Dest	(≡ JL)		
JNB	Jump if not Below	JNB Dest	$(\equiv JAE \equiv JNC)$	JNL	Jump if not Less	JNL Dest	(≡ JGE)		
JNBE	Jump if not Below or Equal	JNBE Dest	(≡ JA)	JNLE	Jump if not Less or Equal	JNLE Dest	(≡ JG)		
JC	Jump if Carry	JC Dest		JO	Jump if Overflow	JO Dest			
JNC	Jump if no Carry	JNC Dest		JNO	Jump if no Overflow	JNO Dest			
				JS	Jump if Sign (= negative)	JS Dest			
General Registers:				JNS	Jump if no Sign (= positive)	JNS Dest			