

# EECE416 Microcomputer Fundamentals & Design

## Computer Architecture

**Dr. Charles Kim**

**Howard University**

# “Computer Architecture”

## ⌘ Computer Architecture

⌘ Art of selecting and interconnecting hardware components to create functional unit (or computer)

⌘ 2 points of view

### ⌘ **Instruction Set architecture (ISA):**

- the code that a CPU reads and acts upon. It is the machine language (or assembly language), including the instruction set, word size, memory address modes, processor registers, and address and data formats
- Interface between H/W and S/W
- programmers' point of view

### ⌘ **Microarchitecture** (or computer organization):

- describes the data paths, data processing elements and data storage elements, size of cache, and describes how they should **implement the ISA**
- Optimization
- Power Management
- system designers' point of view.

⌘ Analogy:

⌘ House (rooms) – views of builders and residents

⌘ Car – views of manufacturers (or mechanics) and drivers


# Micro-Architecture

## ⌘ Computer System

- ☒ CPU (with PC, Register, SR) + Memory


## ⌘ Micro-Architecture:

- ☒ "conceptual design and fundamental operational structure of a computer system"
- ☒ "blueprint and functional description of **requirements** and **design implementations** of a computer"
- ☒ focusing on the way the CPU **performs** and **accesses** memory.




# Micro-Architecture

- ALU (Arithmetic Logic Unit)
- Fundamental building block of CPU
- Binary Full Adder




# Microprocessor Bus



# Architecture by CPU+MEM organization


## ⌘ Princeton (or von Neumann) Architecture

- ⏏ MEM contains both Instruction and Data
- ⏏ Von Neumann Bottleneck – CPU  $\leftrightarrow$  Memory
- ⏏ Cache



## ⌘ Harvard Architecture

- ⏏ Data MEM and Instruction MEM
- ⏏ Higher Performance – via Pipeline
- ⏏ Better for DSP
- ⏏ Higher MEM Bandwidth



# “Pipeline”?

## ⌘ Instruction Pipeline

An **instruction pipeline** is a technique used in the design of **computers** to increase their instruction throughput (the number of instructions that can be executed in a unit of time). Pipelining does not reduce the time to complete an instruction, but increases instruction throughput by performing multiple operations in parallel.

The term pipeline is an analogy to the fact that there is fluid in each link of a pipeline, as each part of the processor is occupied with work.

| Instr. No.  | Pipeline Stage |    |    |     |     |     |     |
|-------------|----------------|----|----|-----|-----|-----|-----|
|             | IF             | ID | EX | MEM | WB  |     |     |
| 1           | IF             | ID | EX | MEM | WB  |     |     |
| 2           |                | IF | ID | EX  | MEM | WB  |     |
| 3           |                |    | IF | ID  | EX  | MEM | WB  |
| 4           |                |    |    | IF  | ID  | EX  | MEM |
| 5           |                |    |    |     | IF  | ID  | EX  |
| Clock Cycle | 1              | 2  | 3  | 4   | 5   | 6   | 7   |


Basic five-stage pipeline in a **RISC** machine (IF = Instruction Fetch, ID = Instruction Decode, EX = Execute, MEM = Memory access, WB = Register write back). In the fourth clock cycle (the green column), the earliest instruction is in MEM stage, and the latest instruction has not yet entered the pipeline.

# Princeton Architecture

1. **Step (A):** The address for the instruction to be next executed is read into

2. **Step (B):** The controller "decodes" the instruction

3. **Step (C):** Following completion of the instruction, the controller provides the address, to the memory unit, at which the data result generated by the operation will be stored.




- CPU can be either reading an instruction or reading/writing data from/to the memory.
- Both cannot occur at the same time since the instructions and data use the same bus system



# Harvard Architecture

- ⌘ 1. CPU can both read an instruction and perform a data memory access at the same time.
- ⌘ 2. Faster for a given circuit complexity because instruction fetches and data access do not contend for a single memory pathway.



# Architecture by Instructions and Executions

## ⌘ CISC (Complex Instruction Set Computer)

- ☒ Variety of instructions for complex tasks directly to hardware
- ☒ Easy to translate high-level language to assembly
- ☒ Complex Hardware
- ☒ Instructions of varying length

## ⌘ RISC (Reduced Instruction Set Computer)

- ☒ Fewer and simpler instructions
- ☒ Each instruction takes the same amount of time
- ☒ Less complex hardware
- ☒ High performance microprocessors
- ☒ Pipelined instruction execution (several instructions are executed in parallel)

# CISC

- ⌘ Architecture of prior to mid-1980's
  - ☒ IBM390, Motorola 680x0, Intel80x86
- ⌘ Basic Fetch-Execute sequence to support a large number of complex instructions
- ⌘ Complex decoding procedures
- ⌘ Complex control unit
- ⌘ One instruction achieves a complex task

# RISC

## ⌘ Favorable changes for RISC

- ☒ **Caches** to speed instruction fetches
- ☒ Dramatic memory size increases/cost decreases
- ☒ Better *pipelining*
- ☒ Advanced optimizing compilers

## ⌘ Characteristics of RISC

- ☒ Instructions are of a uniform length
- ☒ Increased number of registers to hold frequently used variables (16 - 64 Registers)
- ☒ Central to High Performance Computing

# Processor Classification

| Complex<br>CISC |        | Simple<br>RISC |  |
|-----------------|--------|----------------|--|
|                 |        |                | 14500B*                                  |
| 4-bit           |        |                | *Am2901                                  |
|                 |        |                | *4004                                    |
|                 |        |                | *4040                                    |
| 8-bit           |        |                | 6800,650x                                |
|                 |        |                | *1802                                    |
|                 |        |                | 8051* * *8008 * SC/MP *PIC16x            |
|                 |        |                | Z8 * *F8                                 |
|                 |        |                | F100-L* 8080/5 2650                      |
|                 |        |                | *NOVA *                                  |
| 16-bit          |        |                | MCP1600* *Z-80 *6809 IMS6100             |
|                 |        |                | *Z-280 *PDP11 80C166* *M17               |
|                 |        |                | *8086 *TMS9900                           |
|                 |        |                | *Z8000 *65816                            |
|                 |        |                | *56002                                   |
| 32-bit          |        |                | 32016* *68000 ACE HOBBIT Clipper R3000   |
|                 |        |                | 96002 *68020 * * * *29000                |
|                 |        |                | *VAX * 80486 68040 *PSC i960 *SPARC *ARM |
|                 |        |                | 280000* * * TRON48 PA-RISC *SH           |
|                 |        |                | *88100                                   |
|                 |        |                | *88110                                   |
| 64-bit          | Rekurs |                | POWER PowerPC * CDC6600 *R4000           |
|                 |        |                | 620* U-SPARC * *R8000 *Alpha             |
|                 |        |                | R10000                                   |

# Intel inside?

## ⌘ Next PCs or Mobile Computing Devices

### ☑ Smart phones

- ☒ Apple Processors

- ☒ ARMs

- ☒ Qualcomm


### ☑ Mobile Devices – Smartphones, MP3, Digicam (on ARM)

- ☑ Run on Intel's x86? --- Intel's wish



# What's inside?

⌘ iPhone: 1GHz-A4 microprocessor, 256MB Samsung RAM,






# What's inside?

## ⌘ Samsung Galaxy


- ⌘ Samsung Exynos quad-core A9 processor
- ⌘ 1GB Memory
- ⌘ Intel Wireless processor
- ⌘ Broadcom Global Navigation Satellite System receiver





# What's Inside?

⌘ HTC



# What's inside?

## ⌘ Nokia Lumina

⏏ 1.4GHz Qualcomm CPU, 512MB RAM, 16GB Storage,



 TechRepublic

# INTEL VS. ARM (“Advanced RISC Machine”)

## ⌘ ARMs

- ☑ No chip hardware – license only (powerful and variety of licensees) → cell phones etc
- ☑ SoC device (CPU + I/O + Peripherals+ Memory + etc)


## ⌘ INTEL

- ☑ Does not want to License x86 (Lesson from AMD)
- ☑ New approach for SoC: Atom based X86 SoC

## ⌘ Recent Stride with “Intel Atom Inside”

- ☑ Main processor for Laptops and Netbooks and Tablets
- ☑ Motorola Phones: Razr

Intel Atom



|                        |  |
|------------------------|--|
| Produced               | 2008–present                             |
| Common manufacturer(s) | Intel                                    |
| Max. CPU clock         | 800 MHz to 2 GHz                         |
| FSB speeds             | 400 MHz to 667 MHz                       |
| Min. feature size      | 45nm                                     |
| Instruction set        | x86, x86-64 (not for the N and Z series) |
| Cores                  | 1, 2                                     |
| Package(s)             | 441-ball <a href="#">µFCBGA</a>          |
| Core name(s)           | Silverthorne<br>Diamondville             |

Intel Atom is the [brand](#) name for a line of [x86](#) and [x86-64 CPUs](#) (or [microprocessors](#)) from [Intel](#), designed in [45 nm CMOS](#) and used mainly in [Netbooks](#). The Atom Z series is code-named Silverthorne and the Atom N series is code-named Diamondville. As of June 2009, the most used chips in the Netbook retail market are Z520, Z530, and N270.


# Intel 386 - Brief

⌘ Address: A23- A1 (where is A0?)

⌘ BLE# and BHE# ("Byte Enable")

⌘ Data: D15 – D0

⌘ Control



| Address         |    | Data            |     | Control |    | N/C | Vcc | Vss |
|-----------------|----|-----------------|-----|---------|----|-----|-----|-----|
| A <sub>1</sub>  | 18 | D <sub>0</sub>  | 1   | ADS#    | 16 | 20  | 8   | 2   |
| A <sub>2</sub>  | 51 | D <sub>1</sub>  | 100 | BHE#    | 19 | 27  | 9   | 5   |
| A <sub>3</sub>  | 52 | D <sub>2</sub>  | 99  | BLE#    | 17 | 29  | 10  | 11  |
| A <sub>4</sub>  | 53 | D <sub>3</sub>  | 96  | BUSY#   | 34 | 30  | 21  | 12  |
| A <sub>5</sub>  | 54 | D <sub>4</sub>  | 95  | CLK2    | 15 | 31  | 32  | 13  |
| A <sub>6</sub>  | 55 | D <sub>5</sub>  | 94  | D/C#    | 24 | 43  | 39  | 14  |
| A <sub>7</sub>  | 56 | D <sub>6</sub>  | 93  | ERROR#  | 36 | 44  | 42  | 22  |
| A <sub>8</sub>  | 58 | D <sub>7</sub>  | 92  | FLT#    | 28 | 45  | 48  | 35  |
| A <sub>9</sub>  | 59 | D <sub>8</sub>  | 90  | HLDA    | 3  | 46  | 57  | 41  |
| A <sub>10</sub> | 60 | D <sub>9</sub>  | 89  | HOLD    | 4  | 47  | 69  | 49  |
| A <sub>11</sub> | 61 | D <sub>10</sub> | 88  | INTR    | 40 |     | 71  | 50  |
| A <sub>12</sub> | 62 | D <sub>11</sub> | 87  | LOCK#   | 26 |     | 84  | 63  |
| A <sub>13</sub> | 64 | D <sub>12</sub> | 86  | M/IO#   | 23 |     | 91  | 67  |
| A <sub>14</sub> | 65 | D <sub>13</sub> | 83  | NA#     | 6  |     | 97  | 68  |
| A <sub>15</sub> | 66 | D <sub>14</sub> | 82  | NMI     | 38 |     |     | 77  |
| A <sub>16</sub> | 70 | D <sub>15</sub> | 81  | PEREQ   | 37 |     |     | 78  |
| A <sub>17</sub> | 72 |                 |     | READY#  | 7  |     |     | 85  |
| A <sub>18</sub> | 73 |                 |     | RESET   | 33 |     |     | 98  |
| A <sub>19</sub> | 74 |                 |     | W/R#    | 25 |     |     |     |
| A <sub>20</sub> | 75 |                 |     |         |    |     |     |     |
| A <sub>21</sub> | 76 |                 |     |         |    |     |     |     |
| A <sub>22</sub> | 79 |                 |     |         |    |     |     |     |
| A <sub>23</sub> | 80 |                 |     |         |    |     |     |     |

# Review on Number Systems

|     | Binary      | Hexadecimal | Decimal |
|-----|-------------|-------------|---------|
| 1.  | 100         | _____       | _____   |
| 2.  | 10101101    | _____       | _____   |
| 3.  | 1101110101  | _____       | _____   |
| 4.  | 11111011110 | _____       | _____   |
| 5.  | 10000000001 | _____       | _____   |
| 6.  | _____       | 8EF         | _____   |
| 7.  | _____       | 10          | _____   |
| 8.  | _____       | A52E        | _____   |
| 9.  | _____       | 70C         | _____   |
| 10. | _____       | 6BD3        | _____   |
| 11. | _____       | _____       | 100     |
| 12. | _____       | _____       | 527     |
| 13. | _____       | _____       | 4128    |
| 14. | _____       | _____       | 11947   |
| 15. | _____       | _____       | 59020   |

# Intel 386 - Brief


⌘ Address: A23- A1 (where is A0?)

☒ BLE# and BHE# ("Byte Enable")




⌘ Data: D15 – D0

⌘ Control

| Address         |    | Data            |     | Control |    |
|-----------------|----|-----------------|-----|---------|----|
| A <sub>1</sub>  | 18 | D <sub>0</sub>  | 1   | ADS#    | 16 |
| A <sub>2</sub>  | 51 | D <sub>1</sub>  | 100 | BHE#    | 19 |
| A <sub>3</sub>  | 52 | D <sub>2</sub>  | 99  | BLE#    | 17 |
| A <sub>4</sub>  | 53 | D <sub>3</sub>  | 96  | BUSY#   | 34 |
| A <sub>5</sub>  | 54 | D <sub>4</sub>  | 95  | CLK2    | 15 |
| A <sub>6</sub>  | 55 | D <sub>5</sub>  | 94  | D/C#    | 24 |
| A <sub>7</sub>  | 56 | D <sub>6</sub>  | 93  | ERROR#  | 36 |
| A <sub>8</sub>  | 58 | D <sub>7</sub>  | 92  | FLT#    | 28 |
| A <sub>9</sub>  | 59 | D <sub>8</sub>  | 90  | HLDA    | 3  |
| A <sub>10</sub> | 60 | D <sub>9</sub>  | 89  | HOLD    | 4  |
| A <sub>11</sub> | 61 | D <sub>10</sub> | 88  | INTR    | 40 |
| A <sub>12</sub> | 62 | D <sub>11</sub> | 87  | LOCK#   | 26 |
| A <sub>13</sub> | 64 | D <sub>12</sub> | 86  | M/IO#   | 23 |
| A <sub>14</sub> | 65 | D <sub>13</sub> | 83  | NA#     | 6  |
| A <sub>15</sub> | 66 | D <sub>14</sub> | 82  | NMI     | 38 |
| A <sub>16</sub> | 70 | D <sub>15</sub> | 81  | PEREQ   | 37 |
| A <sub>17</sub> | 72 |                 |     | READY#  | 7  |
| A <sub>18</sub> | 73 |                 |     | RESET   | 33 |
| A <sub>19</sub> | 74 |                 |     | W/R#    | 25 |
| A <sub>20</sub> | 75 |                 |     |         |    |
| A <sub>21</sub> | 76 |                 |     |         |    |
| A <sub>22</sub> | 79 |                 |     |         |    |
| A <sub>23</sub> | 80 |                 |     |         |    |




# Memory Size and Address





# 386 Micro-Architecture






2401

Intel386™ SX Pipelined 32-Bit Microarchitecture




# Connecting with Memory, I/O, and Peripherals







- ⌘ Single Board Computers
- ⌘ Processor Boards
- ⌘ Kits

# Memory Interface



# Memory Size and Address 2




# Memory Interface

- ⌘ Interface between a processor and a (pair) of memory (of smaller than the maximum memory space)
- ⌘ Where do we place the memory in the memory space? → “MEMORY DECODING”
- ⌘ How to access two MEMs at the same time (for 16-bit Data bus)?
  - ☒ MEM --- Byte Access (8 bits)
  - ☒ UDS and LDS --- Motorola
  - ☒ BLE and BHE --- Intel


# Apple Macintosh

- ⌘ CPU: 8MHz Motorola 68000
- ⌘ Introduced in 1984
- ⌘ Memory: 128KB (512KB in later version) RAM, 64KB ROM
- ⌘ 3.5" 400KB Floppy Disk
- ⌘ Application: MacWrite and MacPaint
- ⌘ Mouse
- ⌘ 9" B&W Monitor
- ⌘ Keyboard
- ⌘ Serial Port (DB-9)
- ⌘ Printer Port
- ⌘ Addressing: 24-bit






# Apple Macintosh Circuit Diagram



**Figure 2:** A block diagram of the Macintosh hardware. For more details, see the "Macintosh System Architecture" text box.

# Memory Map (for Apple Macintosh)



VIA (Versatile Interface Adapter)

--- general I/O

IWM (Integrated Woz Machine)

-- floppy disk

SCC (Serial Communications Controller)

-- Serial & Mouse

# Memory Address Decoding

## ⌘ How Much Memory?

### ⌘ How Many Address Lines?

- ⊗ 1K → 10 lines
- ⊗ 32K → 15 lines
- ⊗ 23 ADDR lines → 8MB?



## ⌘ MEMORY PINOUTS

### ⌘ Address Lines

### ⌘ Data Lines






### ⌘ "Defense" ports or "Gates"

- ⊗ /CS
- ⊗ /CE
- ⊗ /OE
- ⊗ /WE






# uP + MEM



# 8-bit uP + MEM


- ⌘ uP has  $2^{24} = 24\text{MB} = 16\text{MB}$  memory space: 00000000 - FFFFFFFF
- ⌘ MEM has  $2^{19} = 0.5\text{MB}$
- ⌘ Let's place the MEM between \$000000 - \$7FFFFF
- ⌘ Up Addr  $\leftrightarrow$  MEM Addr: A18 - A0
- ⌘ The left-over Addr lines in the uP: A23 - A19
  - ⏏ This condition is used to open the MEM gate (namely, /CS)



## 8-bit uP + MEM

⌘ Now, place 0.5MB size MEM between

\$2800000 - \$2FFFFF



# 16-bit uP + MEM

⌘ uP does not have A0

⌘ BHE (UDS) and BLE (LDS),  
instead.

⌘ uP can access 2 MEMs

⌘ uP Addr  $\leftrightarrow$  MEM Addr

⌘ A19 – A1 (uP): A18 – A0  
(MEM)


⌘ Left-Over Addr (uP): A23-  
A20

⌘ BHE and BLE controls which  
MEM (or ADDRESS  
LOCATION) to access

⌘ BHE LOW: Upper MEM (upper  
or odd address location)

⌘ BLE LOW: Lower MEM (lower  
or even address location)

⌘ Both BHE and BLE low: both  
address locations



# BHE/UDS and BLE/LDS (for 386/68000)


## ⌘ Upper Data Strobe

- ☒ For accessing upper byte of memory
- ☒ D15 – D8 part of CPU
- ☒ D7 – D0 part of memory


## ⌘ Lower Data Strobe


- ☒ For accessing lower byte of memory
- ☒ D7-D0 part of CPU
- ☒ D7 – D0 part of Memory

## ⌘ Both together works as A0 line



D15 ~ D0  
 D15 ~ D8  
 D7 ~ D0





|            |    |    |    |    |     |       |      |
|------------|----|----|----|----|-----|-------|------|
| $(2^5=32)$ | A4 | A3 | A2 | A1 | H/L |       |      |
|            | 0  | 0  | 0  | 0  | 0/1 | 00001 | \$01 |
| $(2^4=16)$ | A3 | A2 | A1 | A0 | SEL |       |      |
|            |    |    |    |    | 1/0 | 00000 | \$00 |
|            |    |    |    |    | 0/0 | 00000 | \$00 |
|            |    |    |    |    | 0/1 | 00001 | \$01 |

# Memory Decoding


⌘ Q: 64K Word (or 128 KB) of RAM, with it's starting address at \$480000

⌘ A: 64KB → 16 lines each MEM

⌘ Range: \$480000 - \$49FFFF

⌘ UDS and LDS for A<sub>0</sub> line → Enable

⌘ Upper address lines → CS for both MEM



# Memory Decoding Example - 1

2. 16KByte ROMs


⌘ Q: 16K Word ROM  
with starting address  
at \$300000.

⌘ A: 16KB → 14 lines  
each MEM

☑ \$300000 - \$307FFF

☑ UDS (BHE)/LDS (BLE)  
→ /CE

☑ Upper Address → /CS






# Decoder/Multiplexer

74138



1-OF-8 DECODER/  
DEMULTIPLEXER

## LOGIC SYMBOL



## TRUTH TABLE


| INPUTS         |                |                | OUTPUTS        |                |                |                |                |                |                |                |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| A <sub>0</sub> | A <sub>1</sub> | A <sub>2</sub> | O <sub>0</sub> | O <sub>1</sub> | O <sub>2</sub> | O <sub>3</sub> | O <sub>4</sub> | O <sub>5</sub> | O <sub>6</sub> | O <sub>7</sub> |
| X              | X              | X              | H              | H              | H              | H              | H              | H              | H              | H              |
| X              | X              | X              | H              | H              | H              | H              | H              | H              | H              | H              |
| X              | X              | X              | H              | H              | H              | H              | H              | H              | H              | H              |
| L              | L              | L              | L              | H              | H              | H              | H              | H              | H              | H              |
| H              | L              | L              | H              | L              | H              | H              | H              | H              | H              | H              |
| L              | H              | L              | H              | H              | L              | H              | H              | H              | H              | H              |
| H              | H              | L              | H              | H              | H              | L              | H              | H              | H              | H              |
| L              | L              | H              | H              | H              | H              | H              | L              | H              | H              | H              |
| H              | L              | H              | H              | H              | H              | H              | H              | L              | H              | H              |
| L              | H              | H              | H              | H              | H              | H              | H              | H              | L              | H              |
| H              | H              | H              | H              | H              | H              | H              | H              | H              | H              | L              |

| E <sub>1</sub> | E <sub>2</sub> |
|----------------|----------------|
| L              | L              |

2<sup>0</sup> 2<sup>1</sup> 2<sup>2</sup>

767


# Memory Decoding with Byte/Word Access – 2 HW



⌘ Questions:


- ☑ 1. Size of ROM
- ☑ 2. Size of RAM
- ☑ 3. Memory Map

## Can You Draw a Memory Map of this? - 3



# Intel 80386 Memory – Decoding – Class Activity

80386 16-bit Memory Interface (Separate Decoders)



- Find the address range of the **second** chips of the memory pair.
- Individual Work – Class Activity
- Name and Date



# Multiple Address Access Issues

## ⌘ 8-bit processor

- ⏏ Access one address with a byte data


## ⌘ 16-bit processor

- ⏏ Can access two address spaces (Even and Odd) at a single execution with 2-byte (or "Word") data
- ⏏ Where do we store each of the 2 bytes to each of the 2 address spaces?



# Big-Endian vs. Little-Endian

- ⌘ Big-Endian: Words are stored with the lower 8- bits in the higher of the two storage locations: **Motorola**
  - ☒ “Big guy ends at lower address”
- ⌘ Little- Endian: Lower-order byte stored in the lowest address) processors: **Intel 80x86 family**
  - ☒ Little guys ends at lower address”



# “Endianness”

## ⌘ Endian or Endian-Architecture

- ☒ how multi-byte data is represented by a computer system and is dictated by the CPU architecture of the system
- ☒ Not all computer systems are designed with the same endian architecture
- ☒ Issues with software and interface

Computer System Endianness

| Platform                         | Endian Architecture |
|----------------------------------|---------------------|
| ARM*                             | Bi-Endian           |
| DEC Alpha*                       | Little-Endian       |
| HP PA-RISC 8000*                 | Bi-Endian           |
| IBM PowerPC*                     | Bi-Endian           |
| Intel® 80x86                     | Little-Endian       |
| Intel® IXP network processors    | Bi-Endian           |
| Intel® Itanium® processor family | Bi-Endian           |
| Java Virtual Machine*            | Big-Endian          |
| MIPS*                            | Bi-Endian           |
| Motorola 68k*                    | Big-Endian          |
| Sun SPARC*                       | Big-Endian          |

Common file formats

| Little-Endian Format   | Big-Endian Format  | Variable or Bi-Endian Format  |
|--|--|---|
| <b>BMP</b> (Windows* & OS/2)<br><b>GIF</b><br><b>FLI</b> (Autodesk Animator*)<br><b>PCX</b> (PC Paintbrush*)<br><b>QTM</b> (MAC Quicktime*)<br><b>RTF</b> (Rich Text Format) | <b>PSD</b> (Adobe Photoshop*)<br><b>IMG</b> (GEM Raster*)<br><b>JPEG, JPG</b><br><b>MacPaint</b><br><b>SGI</b> (Silicon Graphics*)<br><b>Sun Raster</b><br><b>WPG</b> (WordPerfect*) | <b>DXF</b> (AutoCAD*)<br><b>PS</b> (Postscript*, 8 bit interpreted text, no Endian issue)<br><b>POV</b> (Persistence of Visionraytracer*)<br><b>RIFF</b> (WAV & AVI*)<br><b>TIFF</b><br><b>XWD</b> (X Window Dump*) |
| Bus Protocols  | Network Protocols  | Bus Protocols   |
| <b>Infiniband</b><br><b>PCI Express</b><br><b>PCI-32/PCI-64</b><br><b>USB</b>  | <b>TCP/IP</b><br><b>UDP</b>  | <b>GMII</b> (8 bit wide bus, no Endian issue)   |

# Endian-Neutral Approaches

## ⌘ Conversion

- ☒ Byte Swap

- ☒ Network I/O Macro

⌘ “Endian Neutral”: allowing the code to be ported easily between processors of different Endian-architectures, and without rewriting any code. Endian-neutral software is developed by identifying system memory and external data interfaces, and using Endian-neutral coding practices to implement the interfaces.

## ⌘ **HOMEWORK #2**

- ☒ Technical Report on “Endian-Neutral Approaches”

- ☒ What? Why? How?

- ☒ 2 - 3 pages; 1" margin all sides; 11 pt; Times New Roman; No cover page (Title and your name at the top, and start in the first page); single space; single column; again **the importance of the first paragraph**. No figure, no photo, text only.

- ☒ Submission: Hardcopy only by 5:00pm Thursday 10/10/2012.