WWW.MWFTR.COM EECE416 MICROCOMPUTER DR.CHARLES KIM

x86 Assembly Programming

EECE416 uC

Resources:

Intel 80386 Programmers Reference Manual Essentials of 80x86 Assembly Language Introduction to 80x86 Assembly Language Programming

Registers for x86






Figure 2-1. Intel386™ DX Base Architecture Registers



Basic Data Types



Other Data Types

- Integer
 - Signed numeric: 8, 16, or 32 bits
 - 2's complement representation
 - MSb: sign bit
- Ordinal
 - Unsigned numeric: 8, 16 or 32 bits
- Near Pointer
 - 32-bit logical address
 - Offset within a segment
- Far Pointer
 - 48-bit address space with segment selector + offset
- String
 - 8, 16, or 32 bits

Data Declaration

Suffix	Base	Number System
Н	16	hexadecimal
В	2	binary
O or Q	8	octal
none	10	decimal


- Directives for Data Declaration and Reservation of Memory
 - BYTE: Reserves 1 byte in memory
 - Example: D1 BYTE 20 D2 BYTE 00010100b String1 BYTE "Joe" ; [4A 6F 65]
 - WORD: 2 bytes are reserved
 - Example: num1 WORD -1
 num2 WORD FFFFH
 - DWORD: 4 bytes are reserved
 - Example: N1 DWORD -1
 - QWORD: 8 bytes
 - 64 bit: RAX RBX RCX ,etc
 - 32 bit: EDX:EAX Concatenation for CDQ instruction

Register Size and Data

 Assuming that the content of eax is [01FF01FF], what would be the content of eax after each instruction?

mov	al,	155
mov	ax,	155

mov eax, 155



label mnemonic

dst, src

Exercise of Register Size

• Handout

Instruction Format

Opcode: mov eax, source specifies the operation performed by the instruction. dest, eax mov Register specifier eax, source+4 mov an instruction may specify one or two register operands. Addressing-mode specifier dest+4, eax when present, specifies whether an operand mov is a register or memory location. eax, source+8 mov Displacement ۲ dest+8, eax mov - when the addressing-mode specifier eax, source+12 mov indicates that a displacement will be used to compute the address of an operand, the dest+12, eax mov displacement is encoded in the instruction. Immediate operand - when present, directly provides the value of an operand of the instruction. Immediate operands may be 8, 16, or 32 bits wide. mov eax, U

386 Instruction Set

- 9 Operation Categories
 - Data Transfer
 - Arithmetic
 - Shift/Rotate
 - String Manipulation
 - Bit Manipulation
 - Control Transfer
 - High Level Language Support
 - Operating System Support
 - Processor Control
- Number of operands: 0, 1, 2, or 3

	LANG 2-20. ATTUINED THOUGHOUS				
	ADDITION				
ADD	Add operands				
ADC	Add with carry				
INC	Increment operand by 1				
AAA	ASCII adjust for addition				
DAA	Decimal adjust for addition				
	SUBTRACTION				
SUB	Subtract operands				
SBB	Subtract with borrow				
DEC	Decrement operand by 1				
NEG	Negate operand				
CMP	Compare operands				
DAS	Decimal adjust for subtraction				
AAS	ASCII Adjust for subtraction				
	MULTIPLICATION				
MUL	Multiply Double/Single Precision				
IMUL	Integer multiply				
AAM	ASCII adjust after multiply				
	DIVISION				
DIV	Divide unsigned				
IDIV	Integer Divide				
AAD	ASCII adjust before division				

Data movement Instructions

- MOV (Move)
 - transfers a byte, word, or doubleword from the source operand to the destination operand: R→ M. M → R, R→ R, I→R, I→ M
 - The MOV instruction cannot move M→M or from SR
 → SR (segment register)
 - $M \rightarrow M \text{ via MOVS (string)}$
- XCHG (Exchange)
 - swaps the contents of two operands.
 - swap two byte operands, two word operands, or twodoubleword operands.
 - The operands for the XCHG instruction may be two register operands, or a register operand with a memory operand.

Type Conversion Instruction

- CWD (Convert Word to Doubleword)
 - extends the sign of the word in register AX throughout register DX
 - can be used to produce a doubleword dividend from a word before a word division
- CDQ (Convert Doubleword to Quad-Word)
 - extends the sign of the doubleword in EAX throughout EDX.
 - can be used to produce a quad-word dividend from a doubleword before doubleword division.
- CBW (Convert Byte to Word)
 - extends the sign of the byte in register AL throughout AX.
- CWDE (Convert Word to Doubleword Extended)
 - extends the sign of the word in register AX throughout EAX.
- MOVSX (Move with Sign Extension)
 - sign-extends an 8-bit value to a 16-bit value and a 8- or 16-bit value to 32-bit value.
- MOVZX (Move with Zero Extension)
 - extends an 8-bit value to a 16-bit value and an 8- or 16-bit value to 32-bit value by inserting high-order zeros.

Addition Instruction

- ADD (Add Integers)
 - replaces the destination operand with the sum of the source and destination operands. Sets CF if overflow.
- ADC (Add Integers with Carry)
 - sums the operands, adds one if CF is set, and replaces the destination operand with the result. If CF is cleared, ADC performs the same operation as the ADD instruction. An ADD followed by multiple ADC instructions can be used to add numbers longer than 32 bits.

Before	Instruction Executed	After				
EAX: 00 00 00 75 ECX: 00 00 01 A2	add eax, ecx	EAX	00	00	02	17
Len. 00 00 01 112		ECX	00	00	01	A2
		SF 0	ZF 0	CF 0	OF	0

label mnemonic dst, src

SUB (Subtract Integers)

• SUB:

- subtracts the source operand from the destination operand and replaces the destination operand with the result. If a borrow is required, the CF is set. The operands may be signed or unsigned bytes, words, or doublewords.
- SBB (Subtract Integers with Borrow)
 - subtracts the source operand from the destination operand, subtracts 1 if CF is set, and returns the result to the destination operand. If CF is cleared, SBB performs the same operation as SUB. SUB followed by multiple SBB instructions may be used to subtract numbers longer than 32 bits. If CF is cleared, SBB performs the same operation as SUB.

EAX: 00 00 00 75 ECX: 00 00 01 A2	sub	ecx,	eax	EAX	00	00	00	75
				ECX	00	00	01	2D
				SF 0	ZF 0	CF 0	OF	D

• label mnemonic dst, src

ADD & SUB Examples

EAX: 00 00 00 75 ECX: 00 00 01 A2	sub	eax, ecx	EAX	FF	FF	FE	D3
EGA. 00 00 01 AZ			ECX	00	00	01	A2
			SF 1	ZF 0	CF 0	OF)
AX: 77 AC CX: 4B 35	add	ax, cx	AX	C2	E1		
OA. 45 35			CX	4B	35		
			SF 1	ZF 0	CF 0	OF 1	l
EAX: 00 00 00 75 ECX: 00 00 01 A2	sub	ecx, eax	EAX	00	00	00	75
ECA: 00 00 01 AZ			ECX	00	00	01	2D
			SF 0	ZF 0	CF 0	OF ()
BL: 4B	add	bl, 4	BL	4F			
			SF 0	ZF 0	CF 0	OF ()

DX: FF 20 word at value: FF 20	sub dx, Value	DX 00 00
word at value. IT 20		Value FF 20
		SF0 ZF1 CF0 OF0
EAX: 00 00 00 09	add eax, 1	EAX 00 00 00 0A
		SF0 ZF0 CF0 OF0
doubleword at Dbl: 00 00 01 00	sub Dbl, 1	Dbl 00 00 00 FF
00 00 01 00		SF0 ZF0 CF0 OF0

INC & DEC

- INC (Increment)
 - adds one to the destination operand. INC does not affect CF. Use ADD with an immediate value of 1 if an increment that updates carry (CF) is needed.

ECX: 00 00 01 A2	inc ecx	ECX	00	00	01	A3
		SF 0	ZF 0	OF	0	

- DEC (Decrement)
 - subtracts 1 from the destination operand. DEC does not update CF. Use SUB with an immediate value of 1 to perform a decrement that affects carry.



INC + DEC examples

CMP + NEG

- CMP (Compare)
 - subtracts the source operand from the destination operand. It updates OF, SF, ZF, AF, PF, and CF but does not alter the source and destination operands.

cmp	eax, 356	5
cmp	wordOp,	0d3a6h
cmp	bh, '\$'	

- NEG (Negate)
 - subtracts a signed integer operand from zero. The effect of NEG is to reverse the sign of the operand from positive to negative or from negative to positive.



NEG Examples


ruction executed	After BX FE 5E SF1 ZF0 DH 0B
	SF1 ZF0
1 dh	
dh	DH OB
	SF0 ZF0
f Flag	Flag FF FF
	SF1 ZF0
g eax	EAX 00 00 00 00
	SF0 ZF1
	g eax

Manual execution practice – Done !

Manua	I Run Test.txt - N	lotepad		• X
File Edit	: Format View	v Help		
. 586 . MODEL . STACK	FLAT 4096			
. DATA				
X		35 47		
y z	DWORD	26		
.CODE main	PROC mov add mov add sub inc neg	eax, x eax, y ebx, z ebx, ebx eax, ebx eax eax	EAX= []
	mov ret	eax, O	; exit with return code 0	
main END	ENDP			

Multiplication Instruction - MUL

- MUL (Unsigned Integer Multiply)
 - performs an unsigned multiplication of the source operand and the accumulator [(E)AX].
 - If the source is a byte, the processor multiplies it by the contents of AL and returns the double-length result to AH and AL.
 - If the source operand is a word, the processor multiplies it by the contents of AX and returns the double-length result to DX and AX.
 - If the source operand is a double-word, the processor multiplies it by the contents of EAX and returns the 64-bit result in EDX and EAX. MUL sets CF and OF when the upper half of the result is nonzero; otherwise, they are cleared.
 - Operand **cannot** be immediate



MUL - Exercise

		double word
EAX EBX	00 00 00 05 00 00 00 02	mulebx, 00 00 00 00 00 EPX
EAX EBX EDX	X X X X 00 05 X X X 00 0 2 X X X X X X XX	mul bx XX XX 0000 ED XX XX 000A EA
EAX EDX	00 00 00 0A xx xx xx xX	mul eav 00 00 00 00 00 00 00 00 00 00 00 00 00
EAX Fact Cme	$x \times x \times x \times x = 05$ for \leftarrow by te (FF) m loc.)	mul factur XX XX 04FBER

IMUL (Signed Integer Multiply)

- performs a signed multiplication operation. IMUL has three variations:
 - An one-operand form. The operand may be a byte, word, or doubleword located in memory or in a general register. This instruction uses EAX and EDX as implicit operands in the same way as the MUL instruction.


imul source

 2. A two-operand form. One of the source operands may be in any general register while the other may be either in memory or in a general register. The product replaces the general-register operand.

imul destination register, source

The immediate operand is treated as signed. If the immediate operand is a byte, the processor automatically sign-extends to the size of destination before performing the multiplication.

IMUL



MUL & IMUL Exercise




Division Instruction


- DIV (Unsigned Integer Divide)
 - performs an unsigned division of the accumulator by the source operand.
 - The dividend (the accumulator) is twice the size of the divisor (the source operand)
 - the quotient and remainder have the same size as the divisor.


Size of Source Operand (divisor)	Dividend	Quotient	Remainder
Byte	AX	AL	AH
Word	DX:AX	AX	DX
Doubleword	EDX:EAX	EAX	EDX

- IDIV (Signed Integer Divide)
 - performs a signed division of the accumulator by the source operand.
 - uses the same registers as the DIV instruction


DIV opr/store summary









DIV & IDIV







DIV & IDIV Exercise




Manual Execution 2





Boolean Operation Instruction

- AND, OR, XOR, and NOT
- NOT (Not)
 - inverts the bits in the specified operand to form a one's complement of the operand.
 - a unary operation that uses a single operand in a register or memory.
 - has no effect on the flags.
- AND: logical operation of "and"
- OR: Logical operation of "(inclusive)or"
- XOR: Logical operation of "exclusive or".
- AND, OR, XOR clear OF and CF, leave AF undefined, and update



Bit Test, Modify, Scan Instructions

- Bit Test
 - Operates on a single bit in a register or memory
 - assign the value of the selected bit to CF, the carry flag. Then a new value is assigned to the selected bit, as determined by the operation.

Instruction	Effect on CF	Effect on Selected Bit
Bit (Bit Test)	$CF \leftarrow BIT$	(none)
BTS (Bit Test and Set)	$CF \leftarrow BIT$	BIT $\leftarrow 1$
BTR (Bit Test and Reset)	$CF \leftarrow BIT$	BIT $\leftarrow 0$
BTC (Bit Test and Complement)	$CF \leftarrow BIT$	BIT \leftarrow NOT(BIT)

• Bit Scan

- scan a word or doubleword for a one-bit and store the index of the first set bit into a register.
- The ZF flag is set if the entire word is zero (no set bits are found)
- ZF is cleared if a one-bit is found.
- If no set bit is found, the value of the destination register is undefined.
- BSF (Bit Scan Forward)
 - scans from low-order to high-order (starting from bit index zero).
- BSR (Bit Scan Reverse)
 - scans from high-order to low-order (starting from bit index 15 of a word or index 31 of a doubleword).

Shift Instructions


- The bits in bytes, words, and doublewords may be shifted arithmetically or logically, up to 31 places.
- Specification of the count of shift
 - Implicitly as a single shift
 - Immediate value
 - Value contained in the CL (lower order 5 bits)
- **CF** always contains the value of the last bit shifted out of the destination operand.
- In a <u>single-bit shift</u>, **OF** is set if the value of the high-order (**sign**) bit was changed by the operation. Otherwise, OF is cleared.
- The shift instructions provide a convenient way to **accomplish** division or multiplication by binary power.


SAL, SAR, SHL, SHR

- SAL (Shift Arithmetic Left) shifts the destination byte, word, or doubleword operand left by one or by the number of bits specified in the count operand.
 - CF receives the last bit shifted out of the left of the operand.
- SAR (Shift Arithmetic Right) shifts the destination byte, word, or doubleword operand to the right by one or by the number of bits specified in the count operand.
 - SAR preserves the sign of the register/mem operand as it shifts the operand to the right.
 - CF receives the last bit shifted out of the right of the operand.
- SHL (Shift Logical Left) is a synonym for SAL
 - CF Receives the last bit shifted out of the left of the operand.
 - SHL shifts in zeros to fill the vacated bit locations
- SHR (Shift Logical Right) shifts the destination byte, word, or doubleword operand right by one or by the number of bits specified in the count operand.
 - CF received the last bit shifted out of the right of the operand.
 - Shifts in zeros to fill the vacated bit locations.

SHL SAL SHR SAR

	OF	CF	OPERAND
BEFORE SHL OR SAL	х	х	1000100010001000100010001111
AFTER SHL OR SAL BY 1	1	1 🔶	- 0001000100010001000100011110 - 0
AFTER SHL OR SAL BY 10	х	0 🔶	- 00100010001000100011110000000000 🔶 0





Example

(Before)

$$ecx: x \times x \times A907$$
,
 $\rightarrow SAL CX, 1 o 101 0011 1010 1110 <0
 $5 3 A = 5$$

-

$$e_{AX}: XX XX A9 D7 \to SHR AX, 1 \to 0.001 0.001 1.001 0.001$$

Example

1010 1001 1101 0111 dx : A9 D7 > SHR dx, 40 + 0000 1010 1001 1101 O A 9 D

AX: A9 D7


Shift Practice 1

- (1) Before: [AX]=A8B5
 - Instruction: SHL AX,1
 - After: [AX]=
- (2) Before: [AX]=A8B5
 - Instruction: SHR AX,1
 - After: [AX]=
- (3) Before: [AX]=A8B5
 - Instruction: SAR AX,1
 - After: [AX]=


SHIFT Practice 2

- (1) Before: [AX]=A8B5; [CL]=04
 - Instruction: SAL AX,CL
 - After: [AX]=
- (2) Before: [AX]=A8B5; [CL]=04
 - Instruction: SAR AX,CL
 - After: [AX]=
- (3) Before: [AX]=A8B5
 - Instruction: SHR AX,4
 - After: [AX]=


Rotation




ROR



RCL



RCR





TRANS	FER						F	lags	5			
Name	Comment	Code	Operation	0	D	I	Т			A	Ρ	0
MOV	Move (copy)	MOV Dest,Source	Dest:=Source									Γ
XCHG	Exchange	XCHG Op1,Op2	Op1:=Op2, Op2:=Op1									
STC	Set Carry	STC	CF:=1									
CLC	Clear Carry	CLC	CF:=0									ſ
CMC	Complement Carry	CMC	CF:=CF									1
STD	Set Direction	STD	DF:=1 (string op's downwards)		1							
CLD	Clear Direction	CLD	DF:=0 (string op's upwards)		0							
STI	Set Interrupt	STI	IF:=1			1						
CLI	Clear Interrupt	CLI	IF:=0			0						
PUSH	Push onto stack	PUSH Source	DEC SP, [SP]:=Source									
PUSHF	Push flags	PUSHF	O, D, I, T, S, Z, A, P, C 286+: also NT, IOPL									
PUSHA	Push all general registers	PUSHA	AX, CX, DX, BX, SP, BP, SI, DI									
POP	Pop from stack	POP Dest	Dest:=[SP], INC SP									
POPF	Pop flags	POPF	O, D, I, T, S, Z, A, P, C 286+: also NT, IOPL	±	±	±	ŧ	±	±	±	±	:
POPA	Pop all general registers	POPA	DI, SI, BP, SP, BX, DX, CX, AX									
CBW	Convert byte to word	CBW	AX:=AL (signed)									
CWD	Convert word to double	CWD	DX:AX:=AX (signed)	±				±	±	±	±	:
CWDE	Conv word extended double	CWDE 386	EAX:=AX (signed)									
IN i	Input	IN Dest, Port	AL/AX/EAX := byte/word/double of specified port									
OUT i	Output	OUT Port, Source	Byte/word/double of specified port := AL/AX/EAX						T	T		

i for more information see instruction specifications

Flags: ±=affected by this instruction ?=undefined after this instruction

9

.

Arithmetic

ARITHM	IETIC		,	Flags								
Name	Comment	Code	Operation	0	D	Т				Α	Ρ	С
ADD	Add	ADD Dest,Source	Dest:=Dest+Source	±				±	±	±	±	±
ADC	Add with Carry	ADC Dest,Source	Dest:=Dest+Source+CF	±				±	±	±	±	±
SUB	Subtract	SUB Dest,Source	Dest:=Dest-Source	±				±	±	±	±	±
SBB	Subtract with borrow	SBB Dest,Source	Dest:=Dest-(Source+CF)	±				±	±	±	±	±
DIV	Divide (unsigned)	DIV Op	Op=byte: AL:=AX / Op AH:=Rest	?				?	?	?	?	?
DIV	Divide (unsigned)	DIV Op	Op=word: AX:=DX:AX / Op DX:=Rest	?				?	?	?	?	?
DIV 386	Divide (unsigned)	DIV Op	Op=doublew.: EAX:=EDX:EAX / Op EDX:=Rest	?				?	?	?	?	?
IDIV	Signed Integer Divide	IDIV Op	Op=byte: AL:=AX / Op AH:=Rest	?				?	?	?	?	?
IDIV	Signed Integer Divide	IDIV Op	Op=word: AX:=DX:AX / Op DX:=Rest	?				?	?	?	?	?
IDIV 386	Signed Integer Divide	IDIV Op	Op=doublew.: EAX:=EDX:EAX / Op EDX:=Rest	?				?	?	?	?	?
MUL	Multiply (unsigned)	MUL Op	Op=byte: AX:=AL*Op if AH=0 ♦	±				?	?	?	?	±
MUL	Multiply (unsigned)	MUL Op	Op=word: DX:AX:=AX*Op if DX=0 ◆	±				?	?	?	?	Ħ
MUL 386	Multiply (unsigned)	MUL Op	Op=double: EDX:EAX:=EAX*Op if EDX=0 ◆	±				?	?	?	?	±
IMUL i	Signed Integer Multiply	IMUL Op	Op=byte: AX:=AL*Op if AL sufficient ◆	±				?	?	?	?	ŧ
IMUL	Signed Integer Multiply	IMUL Op	Op=word: DX:AX:=AX*Op if AX sufficient ◆	±				?	?	?	?	±
IMUL 386	Signed Integer Multiply	IMUL Op	Op=double: EDX:EAX:=EAX*Op if EAX sufficient ◆	±				?	?	?	?	±
INC	Increment	INC Op	Op:=Op+1 (Carry not affected !)	±				±	±	±	±	
DEC	Decrement	DEC Op	Op:=Op-1 (Carry not affected !)	±				±	±	±	±	
CMP	Compare	CMP Op1,Op2	Op1-Op2	±				±	±	±	±	±
SAL	Shift arithmetic left (≡ SHL)	SAL Op,Quantity		i				±	±	?	±	±
SAR	Shift arithmetic right	SAR Op, Quantity		i				±	±	?	±	±
RCL	Rotate left through Carry	RCL Op,Quantity		i								±
RCR	Rotate right through Carry	RCR Op, Quantity		i								±
ROL	Rotate left	ROL Op, Quantity		i								±
ROR	Rotate right	ROR Op, Quantity		i								±

i for more information see instruction specifications

+ then CF:=0, OF:=0 else CF:=1, OF:=1



LOGIC						Flags								
Name	Comment	Code	Operation	0	D	Т	Т	S	Ζ	Α	P	С		
NEG	Negate (two-complement)	NEG Op	Op:=0-Op if Op=0 then CF:=0 else CF:=1	±				±	±	±	±	±		
NOT	Invert each bit	NOT Op	Op:=-,Op (invert each bit)											
AND	Logical and	AND Dest,Source	Dest:=Dest_Source	0				±	±	?	±	0		
OR	Logical or	OR Dest,Source	Dest:=DestvSource	0				±	±	?	±	0		
XOR	Logical exclusive or	XOR Dest,Source	Dest:=Dest (exor) Source	0				±	±	?	±	0		
SHL	Shift logical left (= SAL)	SHL Op, Quantity		i				±	±	?	±	±		
SHR	Shift logical right	SHR Op, Quantity		i				±	±	?	±	±		

MISC					Flags								
Name	Comment	Code	Operation	0	D	Ι	Т	S	Ζ	Α	Ρ	С	
NOP	No operation	NOP	No operation										
LEA	Load effective address	LEA Dest,Source	Dest := address of Source										
INT	Interrupt	INT Nr	interrupts current program, runs spec. int-program			0	0						



JUMPS	(flags remain unchanged)						
Name	Comment	Code	Operation	Name	Comment	Code	Operation
CALL	Call subroutine	CALL Proc		RET	Return from subroutine	RET	
JMP	Jump	JMP Dest					
JE	Jump if Equal	JE Dest	(≡ JZ)	JNE	Jump if not Equal	JNE Dest	(≡ JNZ)
JZ	Jump if Zero	JZ Dest	(≡ JE)	JNZ	Jump if not Zero	JNZ Dest	(≡ JNE)
JCXZ	Jump if CX Zero	JCXZ Dest		JECXZ	Jump if ECX Zero	JECXZ Dest	386
JP	Jump if Parity (Parity Even)	JP Dest	(≡ JPE)	JNP	Jump if no Parity (Parity Odd)	JNP Dest	(≡ JPO)
JPE	Jump if Parity Even	JPE Dest	(≡ JP)	JPO	Jump if Parity Odd	JPO Dest	(≡ JNP)

JUMP	S Unsigned (Cardinal)			JUMPS Signed (Integer)							
JA	Jump if Above	JA Dest	(≡ JNBE)	JG	Jump if Greater	JG Dest	(≡ JNLE)				
JAE	Jump if Above or Equal	JAE Dest	$(\equiv JNB \equiv JNC)$	JGE	Jump if Greater or Equal	JGE Dest	(≡ JNL)				
JB	Jump if Below	JB Dest	$(\equiv JNAE \equiv JC)$	JL	Jump if Less	JL Dest	(≡ JNGE)				
JBE	Jump if Below or Equal	JBE Dest	(≡ JNA)	JLE	Jump if Less or Equal	JLE Dest	(≡ JNG)				
JNA	Jump if not Above	JNA Dest	(≡ JBE)	JNG	Jump if not Greater	JNG Dest	(≡ JLE)				
JNAE	Jump if not Above or Equal	JNAE Dest	$(\equiv JB \equiv JC)$	JNGE	Jump if not Greater or Equal	JNGE Dest	(≡ JL)				
JNB	Jump if not Below	JNB Dest	$(\equiv JAE \equiv JNC)$	JNL	Jump if not Less	JNL Dest	(≡ JGE)				
JNBE	Jump if not Below or Equal	JNBE Dest	(≡ JA)	JNLE	Jump if not Less or Equal	JNLE Dest	(≡ JG)				
JC	Jump if Carry	JC Dest		JO	Jump if Overflow	JO Dest					
JNC	Jump if no Carry	JNC Dest		JNO	Jump if no Overflow	JNO Dest					
				JS	Jump if Sign (= negative)	JS Dest					
Gener	al Registers:			JNS	Jump if no Sign (= positive)	JNS Dest					