

WWW.MWFTR.COM

EECE 417 Computer Systems Architecture

**Department of Electrical and Computer Engineering
Howard University**

Charles Kim

Spring 2007

Computer Organization and Design (3rd Ed)
-The Hardware/Software Interface

by

David A. Patterson
John L. Hennessy

Chapter 2


Instructions: Language of the Computer

Machine Language

- Instructions, like registers and words of data, are 32 bits long
- Arithmetic Instruction Format (R format):

`add $t1, $s1, $s2`

registers have numbers, \$t1=9, \$s1=17, \$s2=18



\$zero	0
\$at	1
\$v0	2
\$v1	3
\$a0	4
\$a1	5
\$a2	6
\$a3	7
\$t0	8
\$t1	9
\$t2	10
\$t3	11
\$t4	12
\$t5	13
\$t6	14
\$t7	15
\$s0	16
\$s1	17
\$s2	18
\$s3	19
\$s4	20
\$s5	21
\$s6	22
\$s7	23
\$t8	24
\$t9	25
\$k0	26
\$k1	27
\$gp	28
\$sp	29
\$fp	30
\$ra	31

- op** 6-bits opcode that specifies the operation
- rs** 5-bits register file address of the first source operand
- rt** 5-bits register file address of the second source operand
- rd** 5-bits register file address of the result's destination
- shamt** 5-bits shift amount (for shift instructions)
- funct** 6-bits function code augmenting the opcode


Machine Language

- Instructions, like registers and words of data, are also 32 bits long

- Example: `add $t1, $s1, $s2`

- registers have numbers, `$t1=9`, `$s1=17`, `$s2=18`

- Instruction Format (R):



- *Can you guess what the field names stand for?*


Need Table for these

\$zero	0
\$at	1
\$v0	2
\$v1	3
\$a0	4
\$a1	5
\$a2	6
\$a3	7
\$t0	8
\$t1	9
\$t2	10
\$t3	11
\$t4	12
\$t5	13
\$t6	14
\$t7	15
\$s0	16
\$s1	17
\$s2	18
\$s3	19
\$s4	20
\$s5	21
\$s6	22
\$s7	23
\$t8	24
\$t9	25
\$k0	26
\$k1	27
\$gp	28
\$sp	29
\$fp	30
\$ra	31

Machine Language

- Consider the load-word and store-word instructions,
- Introduce a new type of instruction format
 - **I-type** for data transfer instructions
- Load/Store Instruction Format (I format): Example →

`lw $t0, 32($s2)`



35_d 18_d 8 32_d

F---Table



\$zero	0
\$at	1
\$v0	2
\$v1	3
\$a0	4
\$a1	5
\$a2	6
\$a3	7
\$t0	8
\$t1	9
\$t2	10
\$t3	11
\$t4	12
\$t5	13
\$t6	14
\$t7	15
\$s0	16
\$s1	17
\$s2	18
\$s3	19
\$s4	20
\$s5	21
\$s6	22
\$s7	23
\$t8	24
\$t9	25
\$k0	26
\$k1	27
\$gp	28
\$sp	29
\$fp	30
\$ra	31

Control Flow Instructions (J Format)

- Ubranch instruction or jump instruction:

```
j label          #go to label
```

- Instruction Format (J Format):



MIPS Opcode map





FIGURE A.10.2 MIPS opcode map. The values of each field are shown to its left. The first column shows the values in base 10 and the second shows base 16 for the op field (bits 31 to 26) in the third column. This op field completely specifies the MIPS operation except for 6 op values: 0, 1, 16, 17, 18, and 19. These operations are determined by other fields, identified by pointers. The last field (funct) uses "s" to mean "s" if rs = 16 and op = 17 or "d" if rs = 17 and op = 17. The second field (rs) uses "z" to mean "0", "1", "2", or "3" if op = 16, 17, 18, or 19, respectively: if rs = 16, the operation is specified elsewhere: if z = 0, the operations are specified in the fourth field (bits 4 to 0); if z = 1, then the operations are in the last field with f = s. If rs = 17 and z = 1, then the operations are in the last field with f = d.

Machine Code Exercises (1)

- Example: add \$t0, \$s1, \$s2
- R-Format




\$zero	0
\$at	1
\$v0	2
\$v1	3
\$a0	4
\$a1	5
\$a2	6
\$a3	7
\$t0	8
\$t1	9
\$t2	10
\$t3	11
\$t4	12
\$t5	13
\$t6	14
\$t7	15
\$s0	16
\$s1	17
\$s2	18
\$s3	19
\$s4	20
\$s5	21
\$s6	22
\$s7	23
\$t8	24
\$t9	25
\$k0	26
\$k1	27
\$gp	28
\$sp	29
\$fp	30
\$ra	31

Machine Code Exercises (1) -Ans.


- Example: add \$t0, \$s1, \$s2
- R-Format

8 17 18
dst src1 src2 (rt)

32




17 18 9



\$zero	0
\$at	1
\$v0	2
\$v1	3
\$a0	4
\$a1	5
\$a2	6
\$a3	7
\$t0	8
\$t1	9
\$t2	10
\$t3	11
\$t4	12
\$t5	13
\$t6	14
\$t7	15
\$s0	16
\$s1	17
\$s2	18
\$s3	19
\$s4	20
\$s5	21
\$s6	22
\$s7	23
\$t8	24
\$t9	25
\$k0	26
\$k1	27
\$gp	28
\$sp	29
\$fp	30
\$ra	31

Machine Code Exercises (2)


- Example: add \$s1, \$s2, \$s3



\$zero	0
\$at	1
\$v0	2
\$v1	3
\$a0	4
\$a1	5
\$a2	6
\$a3	7
\$t0	8
\$t1	9
\$t2	10
\$t3	11
\$t4	12
\$t5	13
\$t6	14
\$t7	15
\$s0	16
\$s1	17
\$s2	18
\$s3	19
\$s4	20
\$s5	21
\$s6	22
\$s7	23
\$t8	24
\$t9	25
\$k0	26
\$k1	27
\$gp	28
\$sp	29
\$fp	30
\$ra	31

Machine Code Exercises (2)-Ans.


- Example: $\text{add } \$s1, \$s2, \$s3$



\$zero	0
\$at	1
\$v0	2
\$v1	3
\$a0	4
\$a1	5
\$a2	6
\$a3	7
\$t0	8
\$t1	9
\$t2	10
\$t3	11
\$t4	12
\$t5	13
\$t6	14
\$t7	15
\$s0	16
\$s1	17
\$s2	18
\$s3	19
\$s4	20
\$s5	21
\$s6	22
\$s7	23
\$t8	24
\$t9	25
\$k0	26
\$k1	27
\$gp	28
\$sp	29
\$fp	30
\$ra	31

Machine Code Exercises (3)



- Example: `sub $s1, $s2, $s3`



\$zero	0
\$at	1
\$v0	2
\$v1	3
\$a0	4
\$a1	5
\$a2	6
\$a3	7
\$t0	8
\$t1	9
\$t2	10
\$t3	11
\$t4	12
\$t5	13
\$t6	14
\$t7	15
\$s0	16
\$s1	17
\$s2	18
\$s3	19
\$s4	20
\$s5	21
\$s6	22
\$s7	23
\$t8	24
\$t9	25
\$k0	26
\$k1	27
\$gp	28
\$sp	29
\$fp	30
\$ra	31

Machine Code Exercises (4)


- Example: `addi $s1, $s2, 100`



<code>\$zero</code>	0
<code>\$at</code>	1
<code>\$v0</code>	2
<code>\$v1</code>	3
<code>\$a0</code>	4
<code>\$a1</code>	5
<code>\$a2</code>	6
<code>\$a3</code>	7
<code>\$t0</code>	8
<code>\$t1</code>	9
<code>\$t2</code>	10
<code>\$t3</code>	11
<code>\$t4</code>	12
<code>\$t5</code>	13
<code>\$t6</code>	14
<code>\$t7</code>	15
<code>\$s0</code>	16
<code>\$s1</code>	17
<code>\$s2</code>	18
<code>\$s3</code>	19
<code>\$s4</code>	20
<code>\$s5</code>	21
<code>\$s6</code>	22
<code>\$s7</code>	23
<code>\$t8</code>	24
<code>\$t9</code>	25
<code>\$k0</code>	26
<code>\$k1</code>	27
<code>\$gp</code>	28
<code>\$sp</code>	29
<code>\$fp</code>	30
<code>\$ra</code>	31

Machine Code Exercises (5)

- Example: `lw $s1, 100($s2)`





\$zero	0
\$at	1
\$v0	2
\$v1	3
\$a0	4
\$a1	5
\$a2	6
\$a3	7
\$t0	8
\$t1	9
\$t2	10
\$t3	11
\$t4	12
\$t5	13
\$t6	14
\$t7	15
\$s0	16
\$s1	17
\$s2	18
\$s3	19
\$s4	20
\$s5	21
\$s6	22
\$s7	23
\$t8	24
\$t9	25
\$k0	26
\$k1	27
\$gp	28
\$sp	29
\$fp	30
\$ra	31

Machine Code Exercises (6)

Andi r_t, r_s, imm

- Example: `andi $s1, $s2, 100`




\$zero	0
\$at	1
\$v0	2
\$v1	3
\$a0	4
\$a1	5
\$a2	6
\$a3	7
\$t0	8
\$t1	9
\$t2	10
\$t3	11
\$t4	12
\$t5	13
\$t6	14
\$t7	15
\$s0	16
\$s1	17
\$s2	18
\$s3	19
\$s4	20
\$s5	21
\$s6	22
\$s7	23
\$t8	24
\$t9	25
\$k0	26
\$k1	27
\$gp	28
\$sp	29
\$fp	30
\$ra	31

Machine Code Exercises (7)

no rs

Note: sll rd, rt, shamt

- Example: sll \$s1, \$s2, 10




10	16	op(31:26)	
0	00	•	→
1	01	•	
2	02	j	
3	03	jal	
4	04	beq	
5	05	bne	
6	06	blez	
7	07	bgtz	
8	08	addi	
9	09	addiu	
10	0a	slli	
11	0b	sltiu	
12	0c	andi	
13	0d	ori	
14	0e	xori	
15	0f	lui	
16	10	z = 0	
17	11	z = 1	
18	12	z = 2	

10	funct(5:0)
0	sll
1	srl
2	sra
3	sllv
4	srlv
5	srav
6	jr
7	jalr
8	movz
9	movn
10	syscall
11	break
12	sync
13	mhi
14	mthi
15	mflo

zero	0
at	1
\$v0	2
\$v1	3
\$a0	4
\$a1	5
\$a2	6
\$a3	7
\$t0	8
\$t1	9
\$t2	10
\$t3	11
\$t4	12
\$t5	13
\$t6	14
\$t7	15
\$s0	16
\$s1	17
\$s2	18
\$s3	19
\$s4	20
\$s5	21
\$s6	22
\$s7	23
\$t8	24
\$t9	25
\$k0	26
\$k1	27
\$gp	28
\$sp	29
\$fp	30
\$ra	31

Machine Code Exercises (8)


- Example: `beq $s1, $s2, 100`



\$zero	0
\$at	1
\$v0	2
\$v1	3
\$a0	4
\$a1	5
\$a2	6
\$a3	7
\$t0	8
\$t1	9
\$t2	10
\$t3	11
\$t4	12
\$t5	13
\$t6	14
\$t7	15
\$s0	16
\$s1	17
\$s2	18
\$s3	19
\$s4	20
\$s5	21
\$s6	22
\$s7	23
\$t8	24
\$t9	25
\$k0	26
\$k1	27
\$gp	28
\$sp	29
\$fp	30
\$ra	31

Machine Code Exercises (9)


- Example: `slt $s1, $s2, $s3`



\$zero	0
\$at	1
\$v0	2
\$v1	3
\$a0	4
\$a1	5
\$a2	6
\$a3	7
\$t0	8
\$t1	9
\$t2	10
\$t3	11
\$t4	12
\$t5	13
\$t6	14
\$t7	15
\$s0	16
\$s1	17
\$s2	18
\$s3	19
\$s4	20
\$s5	21
\$s6	22
\$s7	23
\$t8	24
\$t9	25
\$k0	26
\$k1	27
\$gp	28
\$sp	29
\$fp	30
\$ra	31

Machine Code Exercises (10)

- Example: j 10000



10	16	op(31:26)
0	00	
1	01	
2	02	j
3	03	jal
4	04	beq
5	05	bne
6	06	blez
7	07	bgtz
8	08	addi

\$zero	0
\$at	1
\$v0	2
\$v1	3
\$a0	4
\$a1	5
\$a2	6
\$a3	7
\$t0	8
\$t1	9
\$t2	10
\$t3	11
\$t4	12
\$t5	13
\$t6	14
\$t7	15
\$s0	16
\$s1	17
\$s2	18
\$s3	19
\$s4	20
\$s5	21
\$s6	22
\$s7	23
\$t8	24
\$t9	25
\$k0	26
\$k1	27
\$gp	28
\$sp	29
\$fp	30
\$ra	31

Instruction and Machine Language - summary


- | <u>Instruction</u> | <u>Meaning</u> |
|--------------------|--|
| add \$s1,\$s2,\$s3 | \$s1 = \$s2 + \$s3 |
| sub \$s1,\$s2,\$s3 | \$s1 = \$s2 - \$s3 |
| lw \$s1,100(\$s2) | \$s1 = Memory[\$s2+100] |
| sw \$s1,100(\$s2) | Memory[\$s2+100] = \$s1 |
| bne \$s4,\$s5,L | Next instr. is at Label if \$s4 ≠ \$s5 |
| beq \$s4,\$s5,L | Next instr. is at Label if \$s4 = \$s5 |
| j Label | Next instr. is at Label |

- Formats:

R	op	rs	rt	rd	shamt	funct
I	op	rs	rt	16 bit address		
J	op	26 bit address				

Stored Program Concept

- Instructions are bits
- Programs are stored in memory
 - to be read or written just like data



- **Fetch & Execute Cycle**
 - Instructions are fetched and put into a special register
 - Bits in the register "control" the subsequent actions
 - Fetch the "next" instruction and continue

Control

- Decision making instructions
 - alter the control flow,
 - i.e., change the "next" instruction to be executed
- MIPS conditional branch instructions:

```
bne $t0, $t1, Label  
beq $t0, $t1, Label
```

- Example: `if (i==j) h = i + j;`

```
        bne $s0, $s1, Label  
        add $s3, $s0, $s1  
Label: .....
```

Control

- MIPS unconditional branch instructions:

```
j label
```

- Example:

```
if (i!=j)                beq $s4, $s5, Lab1
    h=i+j;               add $s3, $s4, $s5
else                    j Lab2
    h=i-j;               Lab1: sub $s3, $s4, $s5
                        Lab2: ...
```

- *Can you build a simple for loop?*

Control Flow

- We have: beq, bne, what about Branch-if-less-than?
- New instruction:

```
slt $t0, $s1, $s2           if $s1 < $s2 then
                              $t0 = 1
                              else
                              $t0 = 0
```

- Can use this instruction to build "blt \$s1, \$s2, Label"
— can now build general control structures
- Note that the assembler needs a register to do this,
— there are policy of use conventions for registers

Decision Making Exercise (p.72) 1/2

```
p72.asm - Notepad
File Edit Format View Help
##p72.asm
#to perform the calculation
#   if (i == j)
#       f = g + h;
#   else f = g - h;
#
# variables f through j are in registers $s0 through $s4
# Use only core instructions
# Except SPIM directives and Syscall
main:
    .data    0x10010000    #starting address of first string
    .asciiz  "\nType value for g: " #msg1
    .data    0x10010100    #starting address of next
    .asciiz  "\nType value for h: " #msg2
    .data    0x10010200    #starting address of the third
    .asciiz  "\nType value for i: " #msg3
    .data    0x10010300
    .asciiz  "\nType value for j: " #msg4
    .data    0x10010400
    .asciiz  "\nThe value of f is: " #msg5

    .text
#Read variables from key-in
again: ori $v0, $zero, 4    #msg1
      lui $a0, 0x1001    # Upper part of msg1 addr (ie a0=10010000)
      ori $a0, $a0, 0    # now a0 has 1 word addr 10010000
      syscall            #Print msg1
      ori $v0, $zero, 5    #read input (b)
      syscall            #now type-in is in v0
      or  $s1, $zero,$v0    # $s1 <---- g

      ori $v0, $zero, 4    #msg2
      lui $a0, 0x1001    # Upper part of msg1 addr (ie a0=10010000)
      ori $a0, $a0, 0x0100 # now a0 has 1 word addr 10010100
      syscall            #Print msg1
      ori $v0, $zero, 5    #read input (b)
      syscall            #now type-in is in v0
      or  $s2, $zero,$v0    # $s2 <---- h
```

Decision Making Exercise (p.72) 2/2

```
ori $v0, $zero, 4      #msg3
lui $a0, 0x1001        # Upper part of msg1 addr (ie a0=10010000)
ori $a0, $a0, 0x0200   # now a0 has 1 word addr 10010200
syscall                #Print msg1
ori $v0, $zero, 5      #read input (b)
syscall                #now type-in is in v0
or  $s3, $zero,$v0     #s2 <---- i

ori $v0, $zero, 4      #msg4
lui $a0, 0x1001        # Upper part of msg1 addr (ie a0=10010000)
ori $a0, $a0, 0x0300   # now a0 has 1 word addr 10010200
syscall                #Print msg1
ori $v0, $zero, 5      #read input (b)
syscall                #now type-in is in v0
or  $s4, $zero,$v0     #s4 <---- j
```

#If i !=j

```
    bne    $s3, $s4, Else  #if (i != j) go to Else;
    add    $s0, $s1, $s2   #f = g + h (skipped if i == j)
    j     DoneIf
```

Else:

```
    sub    $s0, $s1, $s2   #f = g - h
```

DoneIf:

#print the result

```
ori $v0, $zero, 4      #msg5
lui $a0, 0x1001        #a0=10010000
ori $a0, $a0, 0x0400   #a0=10011000
syscall
ori $v0, $zero,1       #request for print
or  $a0, $zero, $s0    #result
syscall
j    again
```

Decision Making Instruction (p74.asm) p1/2

- Ten single digit decimal number are stored at Save[i]
- Guess a number

```
p74.asm - Notepad
File Edit Format View Help
#p74.asm
#implements a while loop
# while (save[i] == k)
#   i = i + 1;
#
# variables i and k are in registers $s3 and $s5 respectively
# The base address of save is in $s6
#
# Changed the problem
# to a number guessing
# so that we check how many consecutive right guesses one makes
main:
    .data 0x10010000          #starting address of first string
    .ascii "\nGuess a single digit decimal number: " #msg1
    .data 0x10010100          #starting address of next
    .ascii "\nYou have right guesses of: " #msg2
    .data 0x10010200
    .ascii "\nGood!\n" #msg3
    .data 0x10010300
    .ascii "\nNo! Your Guess is wrong!\n" #msg4
    .data 0x10010400
save:  .word 1,3,5, 7, 9, 8, 4,2,6,0

    .text
#Read variables from key-in
#Initialize i as 0
    ori    $s3, $zero,0      # $s3=0=i
#load the address of the save starting address to $s6
    lui   $s6, 0x1001
    ori   $s6, $s6, 0x0400   # $s6=0x10010400 starting address of Save
Loop:   ori   $v0, $zero, 4   #msg1
        lui   $a0, 0x1001    # Upper part of msg1 addr (ie a0=10010000)
        ori   $a0, $a0, 0    # now a0 has 1 word addr 10010000
        syscall                #Print msg1
        ori   $v0, $zero, 5   #read input (b)
        syscall                #now type-in is in v0
        ori   $s5, $zero,$v0  # $s5 <---- K
```

Decision Making Instruction (p74.asm) p2/2

```
#Load the save[i] into a register
    sll    $t1, $s3, 2    # $t1=4*$s3 (1 word has 4 bytes)
    add   $t1, $t1, $s6  # Add array start address so t1 has address of save[i]
    lw    $t0, 0($t1)    # Temporary register $t0 has value of save[i]
    bne   $t0, $s5, Exit # If save[i] != k, go to Exit
#If guess is right
    ori   $v0, $zero, 4  #msg3
    lui   $a0, 0x1001    # Upper part of msg1 addr (ie a0=10010000)
    ori   $a0, $a0, 0x0200 # now a0 has 1 word addr 10010000
    syscall
    addi  $s3, $s3, 1    # i = i + 1
    j     Loop          # go to Loop
Exit:  ori   $v0, $zero, 4  #msg4
    lui   $a0, 0x1001    # Upper part of msg1 addr (ie a0=10010000)
    ori   $a0, $a0, 0x0300 # now a0 has 1 word addr 10010000
    syscall              #Print msg4
    ori   $v0, $zero, 4  #msg2
    lui   $a0, 0x1001    # Upper part of msg1 addr (ie a0=10010000)
    ori   $a0, $a0, 0x0100 # now a0 has 1 word addr 10010000
    syscall              #Print msg2
    ori   $v0, $zero, 1  #Print Result Number
    or    $a0, $zero, $s3 #result
    syscall
```

Constants

- Small constants are used quite frequently (50% of operands)

e.g., A = A + 5;
 B = B + 1;
 C = C - 18;

- Solutions? Why not?
 - put 'typical constants' in memory and load them.
 - create hard-wired registers (like \$zero) for constants like one.

- MIPS Instructions:

```
addi $29, $29, 4
slti $8, $18, 10
andi $29, $29, 6
ori $29, $29, 4
```


- Design Principle: Make the common case fast.

How about larger constants?

- We'd like to be able to load a 32 bit constant into a register
- Must use two instructions, new "load upper immediate" instruction

```
lui $t0, 1010101010101010
```

filled with zeros



- Then must get the lower order bits right, i.e.,

```
ori $t0, $t0, 1010101010101010
```

