WWW.MWFTR.COM

EECE 417 Computer Systems Architecture

Department of Electrical and Computer Engineering Howard University

Charles Kim

Spring 2007

Computer Organization and Design (3rd Ed) -The Hardware/Software Interface by **David A. Patterson** John L. Hennessy

Chapter 2

Instructions: Language of the Computer

Machine Language

- Instructions, like registers and words of data, are 32 bits lc
- **Arithmetic Instruction Format (R format):** •

add \$t1, \$s1, \$s2

registers have numbers, \$t1=9, \$s1=17, \$s2=18

| | | | | | | - + | \$15 \$16 |
|------------|--------|--------------|------------|--------------|--------------|---------------|--------------|
| | 00 | rs | rt | rd | shamt | funct | \$t7 |
| | | | | | onant | 2 | \$sl |
| | | | | | | | \$s2 |
| on | 6-bits | opcode th | hat specif | fies the o | peration | L | \$s3 |
| • P | U MILO | | | | poration | - | \$54 |
| rs | 5-bits | register fi | ile addres | ss of the f | first source | e operand $+$ | \$55 |
| | U NILU | i ogiotoi ii | | | | | \$50 |
| rt | 5-bits | register fi | ile addres | ss of the s | second soເ | urce operan | \$t8 |
| | | U | | | | • | \$t9 |
| rd | 5-bits | register fi | ile addres | ss of the I | result's des | stination 🛛 🛓 | \$k0 |
| | | U | | | | - | \$k1 |
| shamt | 5-bits | shift amo | unt (for s | shift instru | uctions) | + | \$gp \$sp |
| | | | ` | | , | + | əsp \$fn |
| funct | 6-bits | function of | code aug | menting t | the opcode | • + | \$ra |
| | | | Ŭ | 0 | • | | |

\$zero

\$at

\$v0

\$v1

\$a0

\$al

\$a2

\$a3

\$tO

\$t1

\$t2

\$t3

\$t4

\$t5

\$52

0

1

2

з

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

Machine Language

- Instructions, like registers and words of data, are also 32 bits long
 - Example: add \$t1, \$s1, \$s2
 - registers have numbers, \$t1=9
 \$s1=17
 \$s2=18
- Instruction Format (R): 00000010001 10010 01000 00000 100000 op rs rt rd shamt funct

• Can you guess what the field names stand for?

| \$zero | 0 |
|--------|----|
| \$at | 1 |
| \$v0 | 2 |
| \$v1 | 3 |
| \$a0 | 4 |
| \$al | 5 |
| \$a2 | 6 |
| \$a3 | 7 |
| \$t0 | 8 |
| \$t1 | 9 |
| \$t2 | 10 |
| \$t3 | 11 |
| \$t4 | 12 |
| \$t5 | 13 |
| \$t6 | 14 |
| \$t7 | 15 |
| \$s0 | 16 |
| \$sl | 17 |
| \$s2 | 18 |
| \$s3 | 19 |
| \$54 | 20 |
| \$s5 | 21 |
| \$56 | 22 |
| \$s7 | 23 |
| \$t8 | 24 |
| \$t9 | 25 |
| \$k0 | 26 |
| \$k1 | 27 |
| \$gp | 28 |
| \$sp | 29 |
| \$fp | 30 |
| \$ra | 31 |
| | |

> need sra Tabletor phese

Machine Language



Control Flow Instructions (J Format)

- Ubranch instruction or jump instruction:
 - j label #go to label
- Instruction Format (J Format):



MIPS Opcode map



FIGURE A.10.2 MIPS oposede map. The values of each field are shown to its left. The first column shows the values in base 10 and the second shows base 16 for the op field (bits 31 to 26) in the third column. This op field completely specifies the MIPS operation except for 6 op values: 0, 1, 16, 17, 18, and 19. These operations are determined by other fields, identified by pointers. The last field (funct) uses "f" to mean "s" if rs = 16 and op = 17 or "d" if rs = 17 and op = 17. The second field (rs) uses "z" to mean "o", "t", "2", or "3" if op = 16, 17, 18, or 19, respectively. If rs = 16, the operation is specified in the fourth field (bits 4 to 0); if z = 1, then the operations are in the last field with f = d.

Machine Code Exercises (1)

- Example: add \$t0, \$s1, \$s2
- R-Format



| \$zero | 0 |
|--------|----|
| \$at | 1 |
| \$v0 | 2 |
| \$v1 | 3 |
| \$a0 | 4 |
| \$al | 5 |
| \$a2 | 6 |
| \$a3 | 7 |
| \$t0 | 8 |
| \$t1 | 9 |
| \$t2 | 10 |
| \$t3 | 11 |
| \$t4 | 12 |
| \$t5 | 13 |
| \$t6 | 14 |
| \$t7 | 15 |
| \$s0 | 16 |
| \$51 | 17 |
| \$s2 | 18 |
| \$53 | 19 |
| \$54 | 20 |
| \$s5 | 21 |
| \$s6 | 22 |
| \$s7 | 23 |
| \$t8 | 24 |
| \$t9 | 25 |
| \$k0 | 26 |
| \$k1 | 27 |
| \$gp | 28 |
| \$sp | 29 |
| \$fp | 30 |
| \$ra | 31 |
| | |

Machine Code Exercises (1) - Ans.



Machine Code Exercises (2)

• Example: add \$s1, \$s2, \$s3

R



| \$zero | 0 |
|--------|----|
| \$at | 1 |
| \$v0 | 2 |
| \$v1 | 3 |
| \$a0 | 4 |
| \$al | 5 |
| \$a2 | 6 |
| \$a3 | 7 |
| \$t0 | 8 |
| \$t1 | 9 |
| \$t2 | 10 |
| \$t3 | 11 |
| \$t4 | 12 |
| \$t5 | 13 |
| \$t6 | 14 |
| \$t7 | 15 |
| \$s0 | 16 |
| \$sl | 17 |
| \$s2 | 18 |
| \$53 | 19 |
| \$s4 | 20 |
| \$s5 | 21 |
| \$s6 | 22 |
| \$s7 | 23 |
| \$t8 | 24 |
| \$t9 | 25 |
| \$k0 | 26 |
| \$k1 | 27 |
| \$gp | 28 |
| \$sp | 29 |
| \$fp | 30 |
| \$ra | 31 |

Machine Code Exercises (2)-Ans.



| | \$zero | 0 |
|---|--------|----|
| | \$at | 1 |
| | \$v0 | 2 |
| | \$v1 | 3 |
| | \$a0 | 4 |
| | \$al | 5 |
| | \$a2 | 6 |
| | \$a3 | 7 |
| | \$t0 | 8 |
| | \$t1 | 9 |
| | \$t2 | 10 |
| | \$t3 | 11 |
| | \$t4 | 12 |
| | \$t5 | 13 |
| | \$t6 | 14 |
| | \$t7 | 15 |
| | \$s0 | 16 |
| - | \$51 | 17 |
| | \$s2 | 18 |
| - | \$53 | 19 |
| | \$54 | 20 |
| | \$s5 | 21 |
| | \$s6 | 22 |
| | \$s7 | 23 |
| | \$t8 | 24 |
| | \$t9 | 25 |
| | \$k0 | 26 |
| | \$k1 | 27 |
| | \$gp | 28 |
| | \$sp | 29 |
| | \$fp | 30 |
| | \$ra | 31 |

12

Machine Code Exercises (3)



| | \$zero | 0 |
|---|--------|----|
| 1 | \$at | 1 |
| 1 | \$v0 | 2 |
| 1 | \$v1 | 3 |
| 1 | \$a0 | 4 |
| 1 | \$al | 5 |
| | \$a2 | 6 |
| | \$a3 | 7 |
| | \$t0 | 8 |
| 1 | \$t1 | 9 |
| 1 | \$t2 | 10 |
| | \$t3 | 11 |
| | \$t4 | 12 |
| | \$t5 | 13 |
|] | \$t6 | 14 |
| | \$t7 | 15 |
| | \$s0 | 16 |
| _ | \$51 | 17 |
| _ | \$s2 | 18 |
| - | \$s3 | 19 |
| | \$s4 | 20 |
| | \$s5 | 21 |
| | \$s6 | 22 |
| | \$s7 | 23 |
|] | \$t8 | 24 |
| | \$t9 | 25 |
| | \$k0 | 26 |
|] | \$k1 | 27 |
| | \$gp | 28 |
| | \$sp | 29 |
|] | \$fp | 30 |
| | \$ra | 31 |
| | | |

Machine Code Exercises (4)



| \$zero | 0 |
|--------|----|
| \$at | 1 |
| \$v0 | 2 |
| \$v1 | 3 |
| \$a0 | 4 |
| \$al | 5 |
| \$a2 | 6 |
| \$a3 | 7 |
| \$t0 | 8 |
| \$t1 | 9 |
| \$t2 | 10 |
| \$t3 | 11 |
| \$t4 | 12 |
| \$t5 | 13 |
| \$t6 | 14 |
| \$t7 | 15 |
| \$s0 | 16 |
| \$sl | 17 |
| \$s2 | 18 |
| \$s3 | 19 |
| \$s4 | 20 |
| \$s5 | 21 |
| \$s6 | 22 |
| \$s7 | 23 |
| \$t8 | 24 |
| \$t9 | 25 |
| \$k0 | 26 |
| \$k1 | 27 |
| \$gp | 28 |
| \$sp | 29 |
| \$fp | 30 |
| \$ra | 31 |
| | |



I



| \$zero | 0 |
|--------|----|
| \$at | 1 |
| \$v0 | 2 |
| \$v1 | 3 |
| \$a0 | 4 |
| \$al | 5 |
| \$a2 | 6 |
| \$a3 | 7 |
| \$t0 | 8 |
| \$t1 | 9 |
| \$t2 | 10 |
| \$t3 | 11 |
| \$t4 | 12 |
| \$t5 | 13 |
| \$t6 | 14 |
| \$t7 | 15 |
| \$s0 | 16 |
| \$51 | 17 |
| \$s2 | 18 |
| \$53 | 19 |
| \$54 | 20 |
| \$s5 | 21 |
| \$s6 | 22 |
| \$s7 | 23 |
| \$t8 | 24 |
| \$t9 | 25 |
| \$k0 | 26 |
| \$k1 | 27 |
| \$gp | 28 |
| \$sp | 29 |
| \$fp | 30 |
| \$ra | 31 |
| | |

Machine Code Exercises (6)



з

Machine Code Exercises (7)



29

30

31

\$SD

\$fp

\$ra

Machine Code Exercises (8)

I



| \$zero | 0 |
|--------|----|
| \$at | 1 |
| \$v0 | 2 |
| \$v1 | 3 |
| \$a0 | 4 |
| \$al | 5 |
| \$a2 | 6 |
| \$a3 | 7 |
| \$t0 | 8 |
| \$t1 | 9 |
| \$t2 | 10 |
| \$t3 | 11 |
| \$t4 | 12 |
| \$t5 | 13 |
| \$t6 | 14 |
| \$t7 | 15 |
| \$s0 | 16 |
| \$sl | 17 |
| \$s2 | 18 |
| \$s3 | 19 |
| \$s4 | 20 |
| \$s5 | 21 |
| \$s6 | 22 |
| \$s7 | 23 |
| \$t8 | 24 |
| \$t9 | 25 |
| \$k0 | 26 |
| \$k1 | 27 |
| \$gp | 28 |
| \$sp | 29 |
| \$fp | 30 |
| \$ra | 31 |

Machine Code Exercises (9)

• Example: slt \$s1, \$s2, \$s3

R



| \$zero | 0 |
|--------|----|
| \$at | 1 |
| \$v0 | 2 |
| \$v1 | 3 |
| \$a0 | 4 |
| \$al | 5 |
| \$a2 | 6 |
| \$a3 | 7 |
| \$t0 | 8 |
| \$t1 | 9 |
| \$t2 | 10 |
| \$t3 | 11 |
| \$t4 | 12 |
| \$t5 | 13 |
| \$t6 | 14 |
| \$t7 | 15 |
| \$s0 | 16 |
| \$sl | 17 |
| \$s2 | 18 |
| \$s3 | 19 |
| \$s4 | 20 |
| \$s5 | 21 |
| \$s6 | 22 |
| \$s7 | 23 |
| \$t8 | 24 |
| \$t9 | 25 |
| \$k0 | 26 |
| \$k1 | 27 |
| \$gp | 28 |
| \$sp | 29 |
| \$fp | 30 |
| \$ra | 31 |
| | |

Machine Code Exercises (10)

• Example: j10000



| \$zero | 0 |
|--------|----|
| \$at | 1 |
| \$v0 | 2 |
| \$v1 | 3 |
| \$a0 | 4 |
| \$al | 5 |
| \$a2 | 6 |
| \$a3 | 7 |
| \$t0 | 8 |
| \$t1 | 9 |
| \$t2 | 10 |
| \$t3 | 11 |
| \$t4 | 12 |
| \$t5 | 13 |
| \$t6 | 14 |
| \$t7 | 15 |
| \$s0 | 16 |
| \$sl | 17 |
| \$s2 | 18 |
| \$53 | 19 |
| \$54 | 20 |
| \$s5 | 21 |
| \$s6 | 22 |
| \$s7 | 23 |
| \$t8 | 24 |
| \$t9 | 25 |
| \$k0 | 26 |
| \$k1 | 27 |
| \$gp | 28 |
| \$sp | 29 |
| \$fp | 30 |
| \$ra | 31 |
| | |

4 -- 0

Instruction

<u>Meaning</u>

| add | Şs1 | ,Şs2 | ,Şs3 |
|-------|------|---------------|---------------|
| sub | \$s1 | , \$s2 | , \$s3 |
| lw \$ | s1, | 100(| \$s2) |
| sw \$ | s1, | 100(| \$s2) |
| bne | \$s4 | , \$s5 | ,L |
| beq | \$s4 | , \$s5 | ,L |
| j La | bel | | |

| 981 = 982 + 98 | 55 | | | | |
|-------------------|------------|----|------|---|------|
| \$s1 = \$s2 - \$s | 53 | | | | |
| \$s1 = Memory[\$ | \$s2+100] | | | | |
| Memory[\$s2+100 |)] = \$s1 | | | | |
| Next instr. is | s at Label | if | \$s4 | ≠ | \$s5 |
| Next instr. is | s at Label | if | \$s4 | = | \$s5 |
| Next instr. is | s at Label | | | | |

• Formats:

| R | op | rs | rt | rd | shamt | funct |
|---|----|----------------|----|------|----------|-------|
| I | op | rs | rt | 16 b | it addre | ess |
| J | op | 26 bit address | | | | |

Stored Program Concept

- Instructions are bits
- Programs are stored in memory
 - to be read or written just like data



- Fetch & Execute Cycle
 - Instructions are fetched and put into a special register
 - Bits in the register "control" the subsequent actions
 - Fetch the "next" instruction and continue

Control

- Decision making instructions
 - alter the control flow,
 - i.e., change the "next" instruction to be executed
- MIPS conditional branch instructions:

bne \$t0, \$t1, Label
beq \$t0, \$t1, Label

• Example: if (i==j) h = i + j;

bne \$s0, \$s1, Label add \$s3, \$s0, \$s1 Label:



- MIPS unconditional branch instructions:
 - j label
- Example:

| if (i!=j) | beq \$s4, \$s5, Lab1 |
|-----------|----------------------------|
| h=i+j; | add \$s3, \$s4, \$s5 |
| else | j Lab2 |
| h=i-j; | Lab1: sub \$s3, \$s4, \$s5 |
| | Lab2: |

• Can you build a simple for loop?

Control Flow

- We have: beq, bne, what about Branch-if-less-than?
- New instruction:

if \$s1 < \$s2 then \$t0 = 1 slt \$t0, \$s1, \$s2 \$t0 = 0

- Can use this instruction to build "blt \$s1, \$s2, Label" — can now build general control structures
- Note that the assembler needs a register to do this,
 - there are policy of use conventions for registers

Decision Making Exercise (p.72) 1/2

```
📕 p72.asm - Notepad
```

```
File Edit Format View Help
₩p72.asm
#to perform the calculation
#
#
       if (i == i)
           f = g + h;
#
       else f = a - h;
#
#
 variables f through j are in registers $s0 through $s4
#
 Use only core instructions
 Except SPIM directives and Syscall
main:
                                         #starting address of first string
                0×10010000
        .data
        .asciiz "\nType value for g: "
                                         #msq1
                0×10010100
                                         #starting addres of next
        .data
        .asciiz "\nType value for h: " #msg2
                0×10010200
                                         #starting address of the third
        .data
        .asciiz "\nType value for i: "
                                         #msq3
              0×10010300
        .data
        .asciiz "\nType value for j: "
                                         #msa4
        .data 0×10010400
        .asciiz "\nThe value of f is: " #msg5
        .text
#Read varibales from key-in
        ori $v0, $zero, 4
                                 #msal
again:
        lui $a0, 0×1001
                                # Upper part of msgl addr (ie a0=10010000)
        ori $a0, $a0, 0
                                # now a0 has 1 word addr 10010000
                                #Print msq1
        syscall
        ori $v0, $zero, 5
                                #read input (b)
        svscall
                                #now type-in is in v0
        or $s1, $zero,$v0
                                #$s1 <---- a
        ori $v0, $zero, 4
                                #msg2
        lui $a0, 0×1001
                                # Upper part of msg1 addr (ie a0=10010000)
        ori $a0, $a0, 0×0100
                                # now a0 has 1 word addr 10010100
        syscall
                                #Print msa1
        ori $v0, $zero, 5
                                #read input (b)
                                #now type-in is in v0
        svscall
        or $s2, $zero,$v0
                                #$s2 <--- h
```

Decision Making Exercise (p.72) 2/2

| | ori \$v0, \$zero, 4 lui \$a0, 0x1001 ori \$a0, \$a0, 0x0200 syscall ori \$v0, \$zero, 5 syscall or \$s3, \$zero,\$v0 | #msg3 # Upper part of msg1 addr (ie a0=10010000) # now a0 has 1 word addr 10010200 #Print msg1 #read input (b) #now type-in is in ∨0 #\$s2 < i |
|-------------------|---|--|
| | ori \$v0, \$zero, 4 lui \$a0, 0×1001 ori \$a0, \$a0, 0×0300 syscall ori \$v0, \$zero, 5 syscall or \$s4, \$zero,\$v0 | #msg4 # Upper part of msg1 addr (ie a0=10010000) # now a0 has 1 word addr 10010200 #Print msg1 #read input (b) #now type-in is in v0 #\$s4 < j |
| #If i | !=j | |
| 5] | bne \$s3, \$s4, Else add \$s0, \$s1, \$s2 j DoneIf | #if (i != j) go to Else; #f = g + h (skipped if i == j) |
| Else: | .sub \$s0, \$s1, \$s2 | #f = g - h |
| Donelf: #print | the result ori \$v0, \$zero, 4 lui \$a0, 0x1001 ori \$a0, \$a0, 0x0400 syscall ori \$v0, \$zero,1 or \$a0, \$zero, \$s0 syscall j again | #msg5 #a0=10010000 #\$a0=10011000 #request for print #result |

Decision Making Instruction (p74.asm) p1/2

- Ten single digit decimal number are stored at Save[i]
- Guess a number

```
📕 p74.asm - Notepad
File Edit Format View Help
#p74.asm
#implements a while loop
########
    while (save[i] == k)
          i = i + 1:
 variables i and k are in registers $s3 and $s5 respectively
  The base address of save is in $s6
  Changed the problem
 to a number guessing
#
  so that we check how many consecutive right guesses one makes
main:
        .data
                0×10010000
                                         #starting address of first string
        .asciiz "\nGuess a single digit decimal number: " #msgl
                0×10010100
                                         #starting addres of next
        .data
        .asciiz "\nYou have right guesses of: " #msg2
                0×10010200
        .data
        .asciiz "\nGood!\n" #msg3
        .data
                0×10010300
        .asciiz "\nNo! Your Guess is wrong!\n" #msg4
        .data 0×10010400
        .word 1,3,5, 7, 9, 8, 4,2,6,0
save:
        .text
#Read varibales from key-in
#Initialize i as O
                $s3, $zero,0
                                #$s3=0=i
        ori
#load the address of the save starting address to $s6
        lui $s6, 0×1001
        ori $s6, $s6, 0x0400
                                 #$6=0x10010400 starting address of Save
        ori $v0. $zero. 4
Loop:
                                 #ms a1
        lui $a0, 0×1001
                                 # Upper part of msgl addr (ie a0=10010000)
        ori $a0, $a0, 0
                                 # now a0 has 1 word addr 10010000
                                 #Print msgl
        syscall
        ori $v0, $zero, 5
                                 #read input (b)
                                 #now type-in is in v0
        svscall
        or $s5, $zero,$v0
                                 #$s5 <---- K
```

Decision Making Instruction (p74.asm) p2/2

#Load the save[i] into a register \$t1, \$s3, 2 #\$t1=4*\$s3 (1 word has 4 bytes) s11 \$t1, \$t1, \$s6 #Add array start address so t1 has address of save[i] add \$t0, 0(\$t1) #Temporary register \$t0 has value of save[i] lw. \$t0, \$s5, Exit #If save[i] != k, go to Exit bne #If auess is right ori \$v0, \$zero, 4 #msq3 lui \$a0, 0×1001 # Upper part of msgl addr (ie a0=10010000) ori \$a0, \$a0, 0×0200 # now a0 has 1 word addr 10010000 syscall addi \$s3, \$s3, 1 #i = i + 1i # go to Loop Loop ori \$v0, \$zero, 4 #msg4 Exit: lui \$a0, 0×1001 # Upper part of msgl addr (ie a0=10010000) ori \$a0, \$a0, 0x0300 # now a0 has 1 word addr 10010000 svscall #Print msq4 ori \$v0, \$zero, 4 #msq2 lui \$a0, 0×1001 # Upper part of msgl addr (ie a0=10010000) # now a0 has 1 word addr 10010000 ori \$a0, \$a0, 0×0100 #Print msa2 svscall #Print Result Number ori \$v0, \$zero,1 or \$a0, \$zero, \$s3 #result syscall



- Small constants are used quite frequently (50% of operands)
 - e.g., A = A + 5; B = B + 1; C = C - 18;
- Solutions? Why not?
 - put 'typical constants' in memory and load them.
 - create hard-wired registers (like \$zero) for constants like one.
- MIPS Instructions:

addi \$29, \$29, 4 slti \$8, \$18, 10 andi \$29, \$29, 6 ori \$29, \$29, 4

• Design Principle: Make the common case fast.

How about larger constants?

- We'd like to be able to load a 32 bit constant into a register
- Must use two instructions, new "load upper immediate" instruction



• Then must get the lower order bits right, i.e.,

ori \$t0, \$t0, 1010101010101010

| 1010101010101010 | 000000000000000000000000000000000000000 |
|---|---|
| 000000000000000000000000000000000000000 | 1010101010101010 |

ori

10101010101010 1010101010101010