

ignored, and the write collision detect bit, WCOL (SSPCON1<7>), will be set. Our code should handle this to clear the WCOL bit so that it can be determined if the following write to the SSPBUF register completed successfully.




Fig. 87 Synchronous Serial Port (SSP)

When our code is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. Buffer full bit, BF (SSPSTAT<0>), indicates when SSPBUF has been loaded with the received data (transmission is complete).

When the SSPBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally the SSP Interrupt is used to determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur.

Details of the SPI operation including master and slave modes can be found in the manuals published from Microchip Technology.

2. I²C Bus Operation

A. I²C Bus-Overview

This section is greatly indebted to several publications on I²C bus from Phillips Semiconductor Co. I am merely summarizing otherwise very rich documentation on the subject. If there is any error or discrepancy between the overview here and the original documentation, it's all because of my misunderstanding or mistakes.

In consumer electronics, telecommunications and industrial electronics, there are often many similarities between seemingly unrelated designs. For example, nearly every system includes: