

# Introduction/Review of FPGA Programming using Quartus II



**CANDACE ROSS**

**EECE494 COMPUTER BUS AND SOC INTERFACING**

**ELECTRICAL AND COMPUTER ENGINEERING**

**HOWARD UNIVERSITY**

**INSTRUCTOR: DR. CHARLES KIM**

**FEBRUARY 10, 2014**

# Overview of Presentation



- **Quartus II Software w/ De2i-150 board**
  - Beginning with an idea
  - Writing and compiling code
  - Assigning I/O's to corresponding pins
  - Programming board via USB-blaster
  
- **Examples:**
  1. Flashing LED based on inputs
  2. Seven segment display from binary to decimal

# Example #1: Lighting LED



- **Goal**: Light an LED when either of two switches is on
- **Implementation**:
  - Find the logical equivalent:
    - ✦  $Y = A + B$
  - Write the corresponding VHDL code to implement
  - Assign pins to the I/Os from the code
  - Compile the design
  - Load the board with the code and test!

# Snip of Code



The screenshot displays the Quartus II 32-bit IDE interface. The title bar indicates the project path: "C:/Users/foo/Documents/Howard U/Computer Bus/presentation\_LED - presentation\_LED". The menu bar includes File, Edit, View, Project, Assignments, Processing, Tools, Window, and Help. The toolbar contains various icons for file operations and simulation. The Project Navigator on the left shows the project hierarchy for a Cyclone IV GX device, with the presentation\_LED entity selected. The main editor window displays the VHDL code for presentation\_LED.vhd, which includes library declarations, an entity definition with two input ports (switch1, switch2) and one output port (display\_LED), and an architecture named arch that implements the logic: display\_LED <= switch1 OR switch2. The Tasks window at the bottom shows the current task as "Compile Design".

```
1  library IEEE;
2  use IEEE.std_logic_1164.all;
3
4  entity presentation_LED is
5  port (switch1, switch2 : in std_logic;
6       display_LED : out std_logic);
7  end presentation_LED;
8
9  architecture arch of presentation_LED is
10 begin
11
12     display_LED <= switch1 OR switch2;
13
14 end arch;
```

# Pin Assignment

load inputs and outputs from the code

	tatu	From	To	Assignment Name	Value	Enabled	Ei
1	✓		display_LED	Location	PIN_A26	Yes	
2	✓		switch1	Location	PIN_V28	Yes	
3	✓		switch2	Location	PIN_U30	Yes	
4		<<new>>	<<new>>	<<new>>			

assign to specific port of board

# Pin Assignment

See System Manual  
PDF, Table 3.2

	tatu	From	To	Assignment Name	Value	Enabled	En
1	✓		display LED	Location	PIN_A26	Yes	
2	✓		display LED	Location	PIN_A26	Yes	
3	✓		display LED	Location	PIN_A26	Yes	
4		<<new>>	<		<<new>>	No	

Table 3-4 Pin Assignments for LEDs

Signal Name	FPGA Pin No.	Description	I/O Standard
LEDR[0]	PIN_T23	LED Red[0]	2.5V
LEDR[1]	PIN_T24	LED Red[1]	2.5V
LEDR[2]	PIN_V27	LED Red[2]	2.5V
LEDR[3]	PIN_W25	LED Red[3]	2.5V
LEDR[4]	PIN_T21	LED Red[4]	2.5V
LEDR[5]	PIN_T26	LED Red[5]	2.5V
LEDR[6]	PIN_R25	LED Red[6]	2.5V
LEDR[7]	PIN_T27	LED Red[7]	2.5V

# Example #2: Binary to Seven Segment Display



- **Goal: convert a 3-bit binary number to decimal and display on seven segment display**
- **Implementation:**
  - Write the VHDL code to implement
  - Assign pins to the I/Os from the code
  - Compile the design
  - Load the board with the code and test!

# VHDL Code to Implement




- **Necessary I/Os:**
  - 3 bits for binary number ( $000_2$  to  $111_2$ )
  - 7 bits to display decimal ( $0_{10}$  to  $7_{10}$ )
- **Implementation:**
  - Each switch is assigned to a bit, and the seven segments are each a pin on the display
  - We'll run through the display from decimal numbers zero to seven



# Focusing on the Seven Segment Display..



- Each segment is active low
- In this example, the segments are represented as a seven bit vector with the LSb corresponding to HEX0



# Quick Debugging Tips



- **Check the assigned input and output pins**
  - Is an input mistakenly assigned to an LED?
- **Save changes by both compiling the design AND reloading the board**
  - It's easy to forget to reload the board, hence there are not any design changes
- **Ensure the logic is being used correctly**
  - Truth tables, K-maps