# CONTROL OF ON-BOARD COMPONENTS BY ATOM PROCESSOR THROUGH PCI BUS COMMUNICATION

Jonathan Applewhite

Monica Burnett

EECE494 Computer Bus and SoC Interfacing Department of Electrical and Computer Engineering Howard University Instructor: Dr. Charles Kim

## AGENDA

- Introduction
- Setup
- Implementation
- Questions

## INTRODUCTION

- In the past...
  - Write the program
  - Assign pins
  - Compile
  - Program
  - Use on-board switches or push buttons to control LEDs
- PCIe Bus Communication
  - Write the program
  - Compile
  - Program
  - Use Atom Processor to control LEDs

#### BACKGROUND ON INTEL ATOM PCI EXPRESS

- PCI Express (PCIe)
- Terasic DE2-i250 has two 1x PCIe links

### PCIE FURTHER EXPLAINED





• Open DE2i-150 System CD



- Open DE2i-150 System CD
- Click Demonstrations



### SETUP

- Open DE2i-150 System CD
- Click Demonstrations
- Click FPGA



#### SETUP

- Open DE2i-150 System CD
- Click Demonstrations
- Click FPGA
- Click PCIe\_Fundamental

Painter Slide -	File Home Share	View	New item 🔻	🕞 🖪 on	en 👻 🛄 Select all	^ 🕐	Shape Effects - Select -
	Copy Paste	tut Kov Copy tov tov	Performance and the second se	Properties	it Select none		Editing
and a second sec	Clipboard	Organize	New	Open	Select		
	🛞 🏵 🔻 🕇 퉬 « Dow	nloads > DE2i-150_V.2.0.1_SystemCD )	Demonstrations + FPGA	~ C	Search FPGA	Q,	
	Recent places	Name	Date modified	Type	Size	^	
	Desktop	<b>1</b>	2/27/2014 2-04 DM	A File felder	5125		
	🗥 SkyDrive	ab DE2: 150 Default	2/27/2014 2:04 PN	M File folder			
		DE2i_150_Derault	1/28/2014 11:37 A	M File folder			
	\land SkyDrive	DE2i 150 Gsensor	1/28/2014 11:37 A	M File folder			
		DE2i 150 IR	1/28/2014 11:37 A	M File folder			
	🔣 Homegroup	DE2i_150_SD_CARD	1/28/2014 11:37 A	M File folder			
		DE2i_150_TV	1/28/2014 11:37 A	M File folder			
	1 This PC	DE2i_150_Web_Server	1/28/2014 11:39 A	M File folder			
	E Desktop	퉬 EPCS_Patch	1/28/2014 11:39 A	M File folder			
	Documents	퉬 My_First_FPGA	2/10/2014 2:10 PM	1 File folder			
	monica hurnett@h	My_First_FPGA2	2/25/2014 1:59 PN	1 File folder			
	Music	My_First_Niosll	1/28/2014 11:39 A	M File folder			
	Pictures	PCIE_Display	1/28/2014 11:40 A	M File folder			
	Videos	PCIE_Fundamental	3/15/2014 12:02 P	M File folder			
	S (C:)	🛐 seven_seg.qpf	2/25/2014 12:45 P	M QPF File	2 KB		
		seven_seg.qsf	2/25/2014 1:59 PN	1 QSF File	3 KB		
	▲ ¥	seven_seg.qws	2/27/2014 2:04 PN	1 QWS File	1 KB	· · ·	
	17 items					<b>-</b>	

#### SETUP

- Open DE2i-150 System CD
- Click Demonstrations
- Click FPGA
- Click PCIe\_Fundamental
- Click de2i\_150\_qsys\_pcie.qpf

	A ( 🕞 🛈 👳 (	PCIE_Fundam	ental			×
	File Home Share	View			^	
The \ to im overs hardv	Copy Paste Copy Copy path	ut New Copy to - Organize	New item • Easy access • New	perties Open Open	Select all Select none Invert selection Select	unity are sure tubs, and and enjoy the
surro	(€) → ↑ 1	onstrations → FPGA → PCIE Fundamental →		v ¢ Sea	rch PCIE_Fundamental	
Rega	🖫 Recent places \land	Name	Date modified	Туре	Size	During a
tannir	Desktop	de2i_150_qsys_pcie.jdi	1/28/2014 11:40 AM	JDI File	14 KB	Iso have a
state	SkyDrive	de2i_150_qsys_pcie.map	1/28/2014 11:40 AM	MAP File	1 KB	rds room and
clubh		de2i_150_qsys_pcie.map.smsg	1/28/2014 11:40 AM	SMSG File	1 KB	
11222	KyDrive SkyDrive	de2i_150_qsys_pcie.map.summary	1/28/2014 11:40 AM	SUMMARY File	1 KB	
Here		de2i_150_qsys_pcie.pin	1/28/2014 11:40 AM	PIN File	102 KB	g. Our on-site
does	Nomegroup	de2i_150_qsys_pcie.pof	1/28/2014 11:40 AM	POF File	8,193 KB	community
with c	TIL	de2i_150_qsys_pcie.qpf	1/28/2014 11:40 AM	QPF File	1 KB	twenty
minut		de2i_150_qsys_pcie.qsf	1/28/2014 11:40 AM	QSF File	61 KB	illages at
Suns		de2i_150_qsys_pcie.sdc	1/28/2014 11:40 AM	SDC File	3 KB	
	Documents	de2i_150_qsys_pcie.sof	1/28/2014 11:40 AM	SOF File	4,793 KB	
	B manica humatt@h	de2i_150_qsys_pcie.sta.summary	1/28/2014 11:40 AM	SUMMARY File	8 KB	
	Music	de2i_150_qsys_pcie.v	1/28/2014 11:40 AM	V File	15 KB	
	Picturer	de2i_150_qsys_pcie_assignment_defaults	1/28/2014 11:40 AM	QDF File	56 KB	
	Videos	heart_beat.v	1/28/2014 11:40 AM	V File	1 KB	
		output_file.map	1/28/2014 11:40 AM	MAP File	1 KB	and the second second
	<b>U</b> (C.)	output_file.pof	1/28/2014 11:40 AM	POF File	8,193 KB	sidents Contact Us
	31 items	PLU_PLLSPE_INFO.txt	1/28/2014 11:40 AM	Text Document	2 KB	~
			9			

12:1

it View Project Assignments Processing Tools Window Help 🐬		Search altera.com
j 🚰 🛃 🖏 🗈 🛍 🔊 (≈ 🗍 de2i_150_qsys_pcie 💿 💽 💢 🐓 🥜 🦃 🌮 🍪 🕲 🕨 🔊 🐯 🕲 👯 🥀 🥹 🐷 🖓		
Navigator P & X		
rarchy Files & Design Units 2 .		
ompilation Customize		
Task Version 12.1		
Compile Design		
View Report	<b>}</b>	Buy Software
Analysis & Elaboration		View Quartus II
Proving Assistant (Dost-Manning)		Documentation
	_	Doounontation
S △ ▲ ▲ ▼ < <seardh>&gt; ▼</seardh>		
pe ID Message		
stem /\ Processing /		
	Γ	0%
		12:1

### ALTERNATIVES

- You can always write your own code
- You can always use the code as a foundation and build from it

lit View Project Assignments Processing Tools V	/indow Help	<b>9</b>			Search altera.com
🍟 🗔 🦪 🕺 🗈 🖺 🔊 (° 🗍 de2i_150_qsys	pcie	💽 💢 🐓 🥜 🍣 🍣 🔊 🖄	📋 🕺 😤 🍚 🦥 🚣 💿 🐬		
Navigator 🕂 🛱 🗙		de2i_150_qsys_pcie.v			
	🔤   AA 🤇	s 🗗 i 🛱 📴 i n nî în ns ni i n 🔼 🔯 🗄	267 ab/		
lone IV GX: EP4CGX150DF31C7	1				
de2i_150_qsys_pcie 📠	2	// Copyright (c) 2012 by Terasic Techn	ologies Inc.		
erarchy Files Pesign Units 1 +	3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18	<pre>//</pre>	and modify this code for use clopment Boards and Altera De of this code, including the any portion is strictly prob c code is intended as a design of functions can be implement to verify their design for rough the use of formal rovides no warranty regarding	e evelopment selling nibited. gn reference ented. g the use	
Compile Design  Analysis & Synthesis  Analysis & Synthesis  Analysis & Edit Settings  Analysis & Elaboration  Partition Merge  Netlist Viewers  Degrine Assistant (Post-Manning)	19 20 21 22 23 24 25 26 27	<pre>// or functionality of this code. // // Terasic Technologies Inc // 9F., No.176, Sec.2, Gongdao 5th Rd // // // web: http://www // orbil: current@</pre>	, East Dist, Hsinchu City, S .terasic.com/	30070. Taiwan	
8 ▲ ▲ 🤞 💎 < <search>&gt;</search>		~			
mpe ID Message					
istem / Processing /			Ln 1 Col 1	Verilog HDL File	0%
					12.1

					Search altera.com
	_pae		V		
Navigator 4 6 X		de2i_150_qsys_pcie	2.V	× _	
	📗 📑 者	🏰 🗗   連 連   🛯 📽 🐧 🕼 🕷   🎚	) 🖾 🛃 267 ab		
done IV GX: EP4CGX150DF31C7	214				
de2i_150_qsys_pcie 📠	215	//////	////CLOCK2////	////////	
	216				
	217	input		CLOCK2_50;	
	218				
	219	/////// CLOCK3 ////////		CT OCT2 50.	
	220	Input		CLOCKS_50;	
	222	/////// CLOCK ////////			
	223	input		CLOCK 50;	
	224	-			
	225	/////// DRAM ////////			
erarchy 📄 Files 🧬 Design Units 📅 📢 🕨	226	output	[12:0]	DRAM_ADDR;	
	227	output	[1:0]	DRAM_BA;	
다 다 자 · · · · · · · · · · · · · · · · ·	228	output		DRAM_CAS_N;	
ompilation Customize	229	output		DRAM_CKE;	
	230	output		DRAM_CLK;	
Task 🔺	232	inout	[31:0]	DRAM DO:	
🗄 🕨 Ecompile Design	233	output	[3:0]	DRAM DOM;	
- Analysis & Synthesis	234	output		DRAM RAS N;	
Edit Settings	235	output		DRAM WE N;	
View Report	236				
Analysis & Elaboration	237	/////// EEP ////////			
The Partition Merge	238	output		EEP_I2C_SCLK;	
The Netlist Viewers	239	inout		EEP_I2C_SDAT;	
The Decign Assistant (Post-Manning)	240	/////// ENTET /////////			
• •	<b>Ⅰ</b>				
🔽 🛆 🔺 🤝		~			
npe ID Message					
stem / Processing /					
					0%
					12-1

lit View Project Assignments Processing Tools W	/indow Help	p 🐬			Search altera.com
🍟 💭 🐊 🖌 🗈 🖺 🔊 (° 🗍 de2i_150_qsys_	pcie	💽 🙀 🖌 🍠 🌺 🚳 💷	🕨 🔊 🕲 🕲 💀	🧞 🕘 🐌 👗 🔞 🐬	
Navigator 무 문 🗙		de2i_150_qsys_p	cie.v		
	🔂   AA	AL 🖈 🖙 🖅 🖪 🖪 🖓 🖍 🛝	M 🥿 🔛 267 ab/		
lone IV GX: EP4CGX150DE31C7			U 🐱   📶   268 au/		
de2i 150 asvs prie 🚋	319	/////// LCD ////////	[7.0]	ICD DATA.	
	320	inout	[/:0]	LCD_DAIA;	
	322	output		LCD_EN,	
	323	output		LCD BS:	
	324	output		LCD BW:	
	325	Catholic		202_1,	
	326	/////// LEDG ////////			
	327	output	[8:0]	LEDG;	
	328				
	329	/////// LEDR ////////			
	330	output	[17:0]	LEDR;	
erarchy 📄 Files 🗗 Design Units 📅 📢 🕨	331				
	332	/////// PCIE ////////			
다 <b>만 오</b> ×	333	`ifdef ENABLE_PCIE			
ompilation	334	input		PCIE_PERST_N;	
	335	input		PCIE_REFCLK_P;	
Task 🔺	336	input	[0:0]	PCIE_RX_P;	
	33/	output	[0:0]	PCIE_IX_P;	
	330	`endif		PCIE_WARE_N;	
🖃 🏲 Analysis & Synthesis	340	/////// SD ////////			
Edit Settings	341	output		SD CLK:	
View Report	342	inout		SD CMD;	
Analysis & Elaboration	343	inout	[3:0]	SD DAT;	
🕀 🕨 Partition Merge	344	input		SD WP N;	
Netlist Viewers	345				
🗄 🗐 🗭 Design Assistant (Dost-Manning)	1	////// смл /////////////////////////////			
	J				
🔇 🛕 🔺 💎 < <search>&gt;</search>		~			
mpe ID Message					
stem / Processing /					
stem ( ( rocessing )					0.07
			States (BASS) - AND - AND		0%
					12:1

0%

t View Project Assignments Processing Tools W	indow Help	· •					Search altera.com
🖗 🔙 🍠   🐰 🗈 🛍   🍠 (P 🗍 de2i_150_qsys_	pcie	🖃 🐹 🐓 🥜 🥮 🏷 🛛	> 🖄 🛈 😽	2 🗞 🕘 🐌 👗 💿 🐬			
lavigator 무 문 🗙	1	de2i_150_qsys_pcie.v	🍚	Compilation Report - de2i_150_qsys_pcie			
	🔐   AA		267 ab/		- 1		
one IV GX: EP4CGX150DE31C7			268 40,				
de2i 150 asvs pcie 📠	404	.clk_clk		(CLOCK_50),			//
aba sld hubrauto hub	406	ncie in refelk evport		(PCTE DEECIK D)			ncie in ref
beart beat: beat: beat ck50	407	.pcie ip pcie rstn export		(PCIE_REPOIN_P),		//	pcie ip pcie rstn.
abg de2i 150 gsvsu0	408	.pcie ip rx in rx datain	0	(PCIE RX P[0]),		11	pcie ip rx in.
	409	.pcie ip tx out tx datao	ut 0	(PCIE TX P[0]),		11	pcie ip tx out.tx
	410	.led external connection	export	(LEDG[3:0]),	11	led external	connection.export
	411	.button_external_connect	ion_export	(KEY)	// button_ex	ternal_connection	on.export
	412	);					
	413	L					
	414	assign PCIE_WAKE_N = 1'b0;					
	415						
rarchy 📄 Files 🗗 Design Units 🔂 🔹	416	where the File					
	419	Wire nb_50;					
+ ₽ ×	419	Eneart_beat neart_beat_ciksu(					
mpilation  Customize	420	led (bb 50)					
	421	);					
Task 🔺	422	L'.					
🕀 🕨 I/O Assignment Analysis	423	assign LEDR[0] = hb 50;					
🗉 🕨 Early Timing Estimate	424	_					
🗉 🕨 Fitter (Place & Route)	425						
Assembler (Generate programming files)	426	assign LEDG[7:4] = 4'b1111;					
TimeOuest Timing Analysis	427						
EDA Netlist Writer	428						
Program Device (Open Programmer)	429	enamodule					
	430						
<b>&gt;</b>	•						
8 ▲ ▲ →		~					
pe ID Message							
1) 293000 Quartus II Full Compilati	on was s	successful. 0 errors, 832 warnings	>				
			-				
tem / Processing (942)							
				Ln 430 Col 1	/erilog HDL File		100%
🔜 🧖 🔤 🔬 🖉	ritydent	tre apt 12808 ereens by the 77	024		10.		7.39

File Edit View Pro	ocessing Tools Window	Help 🐬												Search altera.com	•
Hardware Setup	USB-Blaster [USB-0]	mming (for MAX II and	MAX V devices)						Mode:	JTAG	•	<ul> <li>Progress</li> </ul>	s:	100% (Successful)	
	File	Device	Checksum	Usercode	Program/	Verify	Blank-	Examine	Security	Erase	ISP				
Start Stop	de2i_150_qsys_pcie.sof	EP4CGX150DF31	00EA470F	FFFFFFF	Configure V		Check		Bit						
Auto Detect															
X Delete															
Add File															
Save File															
Add Device															
ſ¶ <sup>v</sup> <sup>l</sup> u Up		¥A)													
J <sup>™</sup> Down															
	EP4CGX150	DF31													
	4														

#### IMPLEMENTATION

- Connect Atom Board to a monitor
- Use the Yocto OS to communicate with board
- Search for program assigned to board
- Use prompts to control LEDs

```
1
2
   #include <stdio.h>
   #include <stdlib.h>
 3
                                                                         39 int UI UserSelect(void){
   #include <memory.h>
                                                                         40
                                                                                int nSel;
   #include "PCIE.h"
 5
                                                                         41
                                                                                scanf("%d",&nSel);
 6
                                                                         42
                                                                                return nSel;
                                                                         43
                                                                            }
7
                                                                         44
 8
    #define DEMO PCIE USER BAR
                                              PCIE BARØ
                                                                         45
   #define DEMO PCIE IO LED ADDR
9
                                              0x00
                                                                         46
                                                                            BOOL TEST_LED(PCIE_HANDLE hPCIe){
   #define DEMO_PCIE_IO_BUTTON_ADDR
                                                                         47
                                                                                BOOL bPass;
10
                                              0x20
                                                                         48
                                                                                int Mask;
11 #define DEMO_PCIE_FIFO_WRITE_ADDR
                                              0x40
                                                                         49
12 #define DEMO PCIE FIFO STATUS ADDR
                                              0x60
                                                                         50
                                                                                printf("Please input led conrol mask:");
                                                                         51
   #define DEMO PCIE FIFO READ ADDR
                                                                                scanf("%d", &Mask);
13
                                              0x80
                                                                         52
   #define DEMO PCIE MEM ADDR
14
                                              0x20000
                                                                         53
                                                                                bPass = PCIE_Write32(hPCIe, DEMO_PCIE_USER_BAR, DEMO_PCIE_IO_LED_ADDR,(DWORD)Mask);
15
                                                                         54
                                                                                if (bPass)
                                                                         55
                                                                                   printf("Led control success, mask=%xh\r\n", Mask);
    #define MEM SIZE
                                     (128*1024) //128KB
16
                                                                         56
                                                                                else
    #define FIF0_SIZE
17
                                     (16*1024) // 2KBx8
                                                                         57
                                                                                   printf("Led conrol failed\r\n");
18
                                                                         58
                                                                         59
19
                                                                         60
                                                                                return bPass;
20
                                                                         61
                                                                            }
21
    typedef enum{
                                                                         62
                                                                            BOOL TEST_BUTTON(PCIE_HANDLE hPCIe){
22
        MENU LED = 0,
                                                                         63
                                                                         64
                                                                                BOOL bPass = TRUE;
23
        MENU BUTTON,
                                                                         65
                                                                                DWORD Status;
24
        MENU DMA MEMORY,
                                                                         66
                                                                         67
25
        MENU_DMA_FIFO,
                                                                                bPass = PCIE Read32(hPCIe, DEMO PCIE USER BAR, DEMO PCIE IO BUTTON ADDR, & Status);
                                                                         68
                                                                                if (bPass)
        MENU OUIT = 99
26
                                                                         69
                                                                                   printf("Button status mask:=%xh\r\n", Status);
    }MENU_ID;
27
                                                                         70
                                                                                else
                                                                         71
                                                                                   printf("Failed to read button status\r\n");
28
                                                                         72
    void UI_ShowMenu(void){
29
                                                                         73
        =======\r\n");
30
                                                                         74
                                                                                return bPass;
        printf("[%d]: Led control\r\n", MENU_LED);
31
                                                                         75 }
                                                                         76
        printf("[%d]: Button Status Read\r\n", MENU_BUTTON);
32
                                                                         77 char PAT GEN(int nIndex){
        printf("[%d]: DMA Memory Test\r\n", MENU_DMA_MEMORY);
33
        printf("[%d]: DMA FifoTest\r\n", MENU_DMA_FIF0);
34
        printf("[%d]: Quit\r\n", MENU QUIT);
35
        printf("Plesae input your selection:");
36
37
    }
38
   int UI_UserSelect(void){
39
```

### ASSUMPTIONS

- Some general background knowledge using of Linux
- Using Command line
- How to change directories
- How to create, copy, and edit files
- Run applications
- Compile C applications

#### **IMPLEMENTATION ON YOCTO**

- Reset Atom Board by hitting button next to Power Cord
- Copy demonstrations files to the Yocto environment Easiest way is with a USB flash drive
- Using Terminal navigate to PCIe\_DriverInstall folder root#: cd /home/root/SystemCD/Demonstrations/PCIe\_SW\_KIT/ linux /PCIe\_DriverInstall/
- Run command root#: .load\_terasic\_qsys\_pcie\_driver.sh
- Navigate to folder that contains application files

root#: cd /home/root/SystemCD/Demonstrations/FPGA/PCIE\_Fundamentals/ linux\_app

• Run app: root@:./app



/home/root/projects/Demonstrations/Demonstration: sh-4.2# cd linux\_app/ Makefile PCIE, h app PCIE.c TERASIC\_PCIE.h sh-4.2# cd linux\_app/ app.( sh-4.2# ./app == Terasic: PCIe Demo Program == \_\_\_\_\_ [0]: Led control [1]: Button Status Read [2]: DMA Memory Test [3]: DMA FifoTest [99]: Quit Plesae input your selection:0 Please input led conrol mask:5 Led control success, mask=5h \_\_\_\_\_ [0]: Led control [1]: Button Status Read [2]: DMA Memory Test [3]: DMA FifoTest [99]: Quit Plesae input your selection:5 Invalid selection \_\_\_\_\_ [01: Led control [1]: Button Status Read [2]: DMA Memory Test [3]: DMA FifoTest [99]: Quit Plesae input your selection:99 Bye! sh-4.2#

#### **MODIFYING PCIE\_FUNDAMENTALS**

- Modifying the existing PCIe example to control the seven segment display
- Modify/add components to the existing Qsys File
- Modifying Verilog code to include new components
- Modify existing C application
- Program FPGA Board
- Compile and run program

## **IMPLEMENTATION**

- Copy current PCIE\_Fundamentals Folder
- Open project in Quartus II

### WHY REUSE CODE?

- Sometimes easier to learn
- Most difficult parts already created
- Save time
- For PCIe example code uses shared object files and libraries that link to a kernel file
- Some things are difficult to recreate

File	Edit	t View	Project Assignments	Processing	Tools	s Window Help 💎	Search altera.com	•
Project Navigator	Line (1997)	View           Image: Constraint of the second seco	Project Assignments	endesing (de2_150_c de for the form and func and func and func and func and func and func and func and func and func sec.2, G we em 27 19:19 CIE		window       Heip       Heip         Run Simulation Tool       Image: Second Se	Search altera.com	
						Nios II Software Build Tools for Eclipse	 	4
	× /	All 🔯		< <search>&gt;</search>	<b>.</b>	SOPC Builder		
	Р	Туре	ID Message		4	Qsys		
					Ø	Td Scripts		
						Customize		
						Options		
						License Setup		
	des							
	essa	٠	<b>6</b>					Þ.
	ΣL	System	Processing				1.00	
Starts	OSVS	s System I	Integration Tool				0%	00:00:00





0 Errors, 24 Warnings



File Edit System	Fine Table Hale	
	PIO (Parallel I/O) atera_avalon_pio Documentation	Base
Project Wey Con General Action Wey Con Wey C	Block Diagram         Basic Settings         Show signals         pio_0         clk         clock         reset         reset         reset         s1         avalon         connection         onduit         attera_avalon_pio	€ ● 0x80C
- Casys Intercor - SLS - Verification - Window Bridg	<ul> <li>Edge capture register</li> <li>Synchronously capture</li> <li>Edge Type: RISING -</li> <li>Enable bit-clearing for edge capture register</li> <li>Interrupt</li> </ul>	<b>≜</b> 0x00C
<⊺	I Generate IRQ IRQ Type: LEVEL = Level: Interrunt CPU when any unmasked I/O nin is Ionic true	
Messages		•
2 Errors pio_0.clk n pio_0.rese	Carcel Finish	
26 Warnings 2 Errors, 26 Warning	j\$	-

		bek betangs   ribject betangs   instance rarameters	System inspector Tible Example   Generation	
X		pcie_ip.bar1_0	pcie_ip.bar2	sgdma.descriptor_read
· · · · · · · · · · · · · · · · · · ·	pcie_ip.txs			0x8000_0000 - 0xffff_fff
roject	pcie_ip.cra		0x0000_0000 - 0x0000_3fff	
New Component	sgdma.csr		0x0000_4040 - 0x0000_407f	
efault group	onchip_memory.s1	0x0002_0000 - 0x0003_ffff		
E-System	onchip_memory.s2			
Ibrary	nios2.jtag_debug_module			
H-Bridges	led.s1	0x0000_0000 - 0x0000_001f		
E Clock and Reset	button.s1	0x0000_0020 - 0x0000_003f		
Configuration & Programming	fifo_memory.in	0x0000_0040 - 0x0000_0047		
1. DSP	fifo_memory.in_csr	0x0000_0060 - 0x0000_007f		
Embedded Processors	fifo_memory.out	0 <u>x0000_0080</u> - 0x0000_0087		
Interface Protocols	hex.s1	0x0000 0100l		
		✓ []		
ssages				
escription			Path	
) 2 Errors				
hex.clk must be connected to a	clock output		System.hex	
hex.reset must be connected to	) a reset source		System.hex	

Component Library	System Contents Address Map (	Clock Settings Project Settings Instance Parameters	System Inspector HDL Example Generation	
		pcie_ip.bar1_0	pcie_ip.bar2	sgdma.descriptor_read
	pcie ip.txs			0x8000 0000 - 0xffff ffff
Project	pcie ip.cra		0x0000 0000 - 0x0000 3fff	
	sodma csr		0x0000 4040 - 0x0000 407f	
efault group	onchip memory.s1	0x0002 0000 - 0x0003 ffff		
i±System	onchip memory.s2			
Library	nios2.itag debug module			
⊕Bridges	led.s1	0x0000_0000 - 0x0000_001f		
Clock and Reset	button.s1	0x0000_0020 - 0x0000_003f		
Configuration & Programming	fifo_memory.in	0x0000_0040 - 0x0000_0047		
	fifo_memory.in_csr	0x0000_0060 - 0x0000_007f		
Embedded Processors	fifo_memory.out	0x0000_0080 - 0x0000_0087		
Interface Protocols	hex.s1	0x0000_0100 - 0x0000_011f		
< <u> </u>				
New Edit Add		< <u> </u>		
Messages				
Description			Path	
2 Errors				
🔀 hex.clk must be connected to a c	clock output		System.hex	
A hex.reset must be connected to	a reset source		System.hex	
🔬 25 Warnings				

2 Errors, 25 Warnings



#### 2 Errors, 26 Warnings

mponent Library	System/	Contents Address Map Clock Settin	Igs Project Settings Instance Parameters Syst	em Inspector HDL Example Gene	ration		
*	🕈 Ur	se Connections	Name	Description	Export	Clock	ase
roiect				Dio (Parallel VO)	Double-crick to export	1	
- B New Component				Clock Input	Double-click to export	ncie in ncie core clk	
efault group			reset	Deset Innut	Double-click to export	[ck]	
-Svstem			s1	Avalon Memory Manned Slave	Double-click to export	[Ck] [ck]	0
ibrary			external connection	Conduit Endpoint	led external connection	[Uhj	
Bridges			E button	PIO (Parallel VO)			
Elock and Reset	- 7			Clock Input	Double-click to export	pcie ip pcie core clk	
Configuration & Programming		• • • • • • • • • • • • • • • • • • • •	reset	Reset Input	Double-click to export	[ck]	
DSP	8	++++++	s1	Avalon Memory Mapped Slave	Double-click to export	[ck]	0
Embedded Processors			external connection	Conduit Endpoint	button external connect.	Land I	
E-Interface Protocols			E fifo memory	On-Chip FIFO Memory			
Hemories and Memory Controller			clk in	(Clock Input	Double-click to export	pcie ip pcie core_clk	
Merlin Components		• • • • • • • • • • • • • • • • • • • •	reset in	Reset Input	Double-click to export	[ck in]	
-Microcontroller Peripherals		++++++	in in the second	Avaion Memory Mapped Slave	Double-click to export	[clk in]	0
B Peripherals		++++++	in csr	Avalon Memory Mapped Slave	Double-click to export	[clk in]	0
∄-PLL		↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	out	Avaion Memory Mapped Slave	Double-click to export	[clk in]	0
■ Qsys Interconnect	F		onchip memory	On-Chip Memory (RAM or ROM)			
∃-SLS	1 7		clk1	(Clock Input	Double-click to eroort	ncie in ncie core clk	
-Verification		↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	s1	Avalon Memory Mapped onchip_m	iemory		0
Window Bridge		• • •	reset1	Reset Input On-Chip	Memory (RAM or ROM) [altera_	avalon_onchip_memory217	.2.1]
		00000	◆ ◆ → s2	Avalon Memory Mapped Slave	Double-click to export	[clk2]	0
		♦ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	clk2	Clock Input	Double-click to export	pcie_ip_pcie_core_clk ;	E
			← → reset2	Reset Input	Double-click to export	[clk2]	
	4		⊟ hex	(PIO (Parallel VO)			
Connect Device	(0		clk	Clock Input	Double-click to export	pcie_ip_pcie_core_clk	
alack and resot k			eset	Reset Input	Double-click to export	[clk]	
Slock and reserv	<i>y</i>	• • • • • • •		Avalon Memory Mapped Slave	Double-click to export	[clk]	0
clicking black ci	rcles		external_connection	Conduit Endpoint	hex_external_connection		-
flicking black of	10105		m			•	
/ssages							
escription				Path		F	
A 24 Warnings							
A Module dependency loop involvir	a: "poie int	ternal hin" (altera ocie internal hard i	in osvs (2.1)	System.pcie ip.pcie ip			2
A Module dependency loop involvir	n "ocie int	ternal hip" (altera poie internal hard i	in osys 12.1) "avalon ck" (altera clock bridge 17	1) System pcie ip.pcie ip			
Interface has no signals     System pole in pole internal hip test out export							
A Riter table that the eighters				Statembers_https://	Alest_out_expon		

ile Edit System View Tools Help									
Component Library	System Contents Address Map Clo	ck Settings Project Settings Instance Parameters System Insp	ector HDL Kample Generation						
×	<ul> <li>Simulation</li> </ul>	Simulation							
Project Wew Component Default group Defsystem	Create simulation model: Create testbench Qsys system: Create testbench simulation model	None  None None None None None	Generate device to use for project	÷					
Library	▼ Synthesis								
terror of the set terror of the set terror of the set terror of the set terror of ter	Create HDL design files for synthesis Create block symbol file (.bsf)								
	Output Directory								
Interface Protocols     Interface and Memory Controllers     Interface And Memory Controlers     Interface And Memory Controllers     Interface And Memory	Path: Simulation: Testbench: Synthesis:	C:/Users/Jonathan/Desktop/hellopci/test1/PCIE Demo/de2i_150_qsys       .         C:/Users/Jonathan/Desktop/hellopci/test1/PCIE Demo/de2i_150_qsys/synthesis/       .							
New Edit Generate									
Messages	Generate the system								
Description			Path						
∃ 📐 24 Warnings				A					
A Module dependency loop involving: "pcie_internal_hip" (altera_pcie_internal_hard_ip_qsys 12.1) System.pcie_ip.pcie_ip									
A Module dependency loop involving:	"avalon_clk" (altera_clock_bridge 12.1)	, "pcie_internal_hip" (altera_pcie_internal_hard_ip_qsys 12.1)	System.pcie_ip.pcie_ip						
▲ Interface has no signals System.pcie_ip.pcie_internal_hip.test_out_export									
0 Errors, 24 Warnings									

-				/			
File	Edit View Project Assignments F	Processing T	Tools Window Help 🐬				Search altera.com
	🚰 🖬 🗿 🐰 🖻 🛍 🔊 (° 🕴	de2i_150_qs	Jys_pcie 😿 🔮 🥜 🖉 🔛 🔛 😼	0 🥺 😤 🍑 🐌 👗	. 0		
S F	roject Navigator 🛛 🕹 🗗 🗙	<u> </u>	de2i_150_qsys_pcie.v*	×			
Ë F	ntity		/ 🏡 📅   淳: 卓   🗅 🚳 🔞 👧   🖉 🖾 🛶   💈				
24	Cyclone IV GX: EP4CGX150DF31C7	392					1
-	> 📴 de2i_150_qsys_pcie 🛅	393 394	wire [31:0] hexbus;				
	1	395	//				
	1	396	// Structural coding				
	,	398	//				
	,	399	<pre>assign reset_n = 1'b1;</pre>				
	,	400	☐ de2i 150 qsys u0 (				
	,	402	.clk_clk	(CLOCK_50),			11
	,	403	.reset_reset_n	(reset_n), (PCIE REFCLK P)	A	11	re pcie ip refcl
	,	405	.pcie_ip_pcie_rstn_export	(PCIE_PERST_N),	e e e e e e e e e e e e e e e e e e e	11	pcie_ip_pcie_rstn.ex
	,	406	.pcie_ip_rx_in_rx_datain_0	(PCIE_RX_P[0]),	8		pcie_ip_rx_in.rx_
	1	407	.led external connection export	(LEDG[3:0]),	11	// led external	connection.export
	,	409	.hex_external_connection_export	(hexbus),			
	,	410	.button_external_connection_export ):	(KEY)	// button_ext	<pre>;ernal_connectio</pre>	on.export
	,	412					
	1	413	assign PCIE_WAKE_N = 1'b0;				
	,	415	wire hb 50;				
	,	416	Eheart_beat_heart_beat_clk50(				7
		417 418	.clk(CLOCK_50), .led(hb 50)				7
-		_ 419	);				· · · · · · · · · · · · · · · · · · ·
	A Hierarchy	# <b>•</b>	<u></u>				•
?	👔 🖪 🙆 🖾 🦻 💎 <	< <search>&gt;</search>	~				
1	I Type ID Message						
	ទ						
	N SS G						Þ
	System Processing						The second se
				Ln 392 Col 1	Verilog HDL File		0% 00:00:0



#### **PROGRAM BOARD**

- After changes are made to the Quartus II files, compile all files
- After compiling files, program the board with the newly generated .sof file
- Once the board is program perform soft reset to board

## **MODIFYING APPLICATION**

- Add addition code to include changes to the seven segment display
- Copy code files to the Yocto OS
- Load PCIe Drivers on Yocto
- Navigate to code files
  - Make sure all code files are together, ie: PCIE.h, PCIE.c, TERASIC\_PCIE.h, teraisc\_pcie\_qsys.so,
  - Tip: Making the PCIe drivers close by to your program makes loading them quicker
- Compile program
  - root#:gcc -g -Wall -c app.c -o app.o
  - root#: gcc -g -Wall -c PCIE.C -o PCIE.o
  - root#:gcc -g -Wall app.o PCIE.o app ldl

#### APPENDIX

#### • References to helloPCIex:

http://rijndael.ece.vt.edu/de2i150/designs/hellopcislides.pdf

#### • References to Module document files:

http://humanslab.ece.gatech.edu/IntelCurriculum

#### • References System CD files documents from Terasic DE2i-150

http://www.terasic.com.tw/cgibin/page/archive.pl?Language=English&CategoryNo=163&No=529&PartNo=5

