





### Atom-FPGA Communication using Ubuntu 13.10 on Development Machine

by Emmanuel Ademuwagun



EECE 494: Computer Bus and SoC Interfacing Department of Electrical and Computer Engineering Howard University

Instructor: Dr. Charles Kim





### Presentation

- Quartus 12.1 Installation
- USB-Blaster Configuration
- Task Execution
- Configuring FPGA using Qsys
- Loading SRAM Object File (.sof) on Board
- Setting Up TFTP
- PCle Driver
- User Application
- Assignment Execution



### Quartus 12.1 Installation (Ubuntu)

Select a previous version of Quartus II:	12.1	÷



#### **Download Option 2: Individual Files**

Download large, standalone installation files to manually install complete software and device support. Note: If you download and install only the Quartus Å® II software, subsequently you must also download and install the device support. You do not have to install all the device support files. You can install only the device support files that you need.

Quartus II Web Edition	Platform	File Name	Size
Quartus II Web Edition	Windows	12.1 quartus free windows.exe MD5: cbafa092a9cd264904694ca8b9403e11	3.8 GB
Quartus II Web Edition	Linux	12.1 quartus free linux.tar.qz MD5: a206a7585d23d433c26ada2a916b24d1	4.6 GB

#### What the MD5 sum value is and what it is for

Other Individual Download Files:

- Quartus II Subscription Edition
- ModelSim-Altera
- ModelSim-Altera Starter
- DSP Builder
- Programming Software

#### System Requirements

#### Operating System Requirements

Disk space: A full installation of the Altera Complete Design Suite v12.1 requires approximately 10 GB of available disk space on the drive or partition where you are installing the software, and approximately 30 MB of available space on the drive that contains your TEMP directory (Windows only).



## Quartus 12.1 Installation (Ubuntu)

Extract folder from compressed download (.tar.gz) in chosen directory



Navigate through directory and launch installer

emmanuel@emmanuel-desktop:~/fpga\$ cd 12.1\_177\_quartus\_free\_linux/altera\_installer/bin/ emmanuel@emmanuel-desktop:~/fpga/12.1\_177\_quartus\_free\_linux/altera\_installer/bin\$ sudo ./altera\_installer\_gui --gui



# Quartus 12.1 Installation (Ubuntu)

### Complete Installation using a Graphical User Interface





### **USB-Blaster Configuration (Ubuntu)**

Create a new rules file for USB Blaster

emmanuel@emmanuel-desktop:~\$ cd /etc/udev/rules.d/ emmanuel@emmanuel-desktop:/etc/udev/rules.d\$ vi 51-usbblaster.rules

Copy the content below in the file

emmanuel@emmanuel-desktop:/etc/udev/rules.d
# Altera USB-Blaster rule to set mode to 666
SUBSYSTEM=="usb",\
ENV{DEVTYPE}=="usb\_device",\
ATTR{idVendor}=="09fb",\
ATTR{idProduct}=="6001",\
MODE="0666",\
NAME="bus/usb/\$env{BUSNUM}/\$env{DEVNUM}",\
RUN+="/bin/chmod 0666 %c"

Feed the new rule into the OS by reloading all rules

emmanuel@emmanuel-desktop:/etc/udev/rules.d\$ sudo udevadm control --reload-rules



### **USB-Blaster Configuration (Ubuntu)**

### **Test Configuration**

emmanuel@emmanuel-desktop:~/Downloads\$ lsusb
Bus 002 Device 002: ID 8087:8000 Intel Corp.
Bus 002 Device 001: ID 1d6b:0002 Linux Foundation 2.0 root hub
Bus 001 Device 002: ID 8087:8008 Intel Corp.
Bus 001 Device 001: ID 1d6b:0002 Linux Foundation 2.0 root hub
Bus 004 Device 001: ID 1d6b:0003 Linux Foundation 3.0 root hub
Bus 003 Device 004: ID 045e:07b2 Microsoft Corp.
Bus 003 Device 003: ID 09fb:6001 Altera Blaster
Bus 003 Device 002: ID 045e:075d Microsoft Corp. LifeCam Cinema
Bus 003 Device 005: ID 045e:0745 Microsoft Corp. Nano Transceiver v1.0 for Bluetooth
Bus 003 Device 001: ID 1d6b:0002 Linux Foundation 2.0 root hub
emmanuel@emmanuel-desktop:~/Downloads\$ jtagconfig
1) USB-Blaster [3-5]
028040DD EP4CGX150





## Task - Description

- Use 16 switches on the DE2i-150 to control 4 hexadecimal switches on the board.
- 4 switches  $\rightarrow$  1 Hexadecimal Value (0 F)
- Download Source Files from:
  - <u>http://rijndael.ece.vt.edu/de2i150/designs/hellop</u>
     <u>ci.tgz</u>





### Task - Sources

**Extract Folder and View Contents** 

emmanuel@emmanuel-desktop:~/Downloads\$ tar -xvf hellopci.tgz	
nellopci/	
nellopci/quick/	
nellopci/quick/pcihello.sof	
nellopci/quick/app	
nellopci/quick/altera_driver.ko	
nellopci/source/	
nellopci/source/driver/	
nellopci/source/driver/altera_driver.c	
nellopci/source/driver/Makefile	
nellopci/source/app/	
nellopci/source/app/Makefile	
nellopci/source/app/app.c	
nellopci/source/fpga/	
nellopci/source/fpga/pcihello.qar	
emmanuel@emmanuel-desktop:~/Downloads\$ ls hellopci/	
quick source	
emmanuel@emmanuel-desktop:~/Downloads\$ ls hellopci/quick/	
altera_driver.ko app pcihello.sof	
emmanuel@emmanuel-desktop:~/Downloads\$ ls hellopci/source/	
app driver fpga	
emmanuel@emmanuel-desktop:~/Downloads\$ ls hellopci/source/app	
app.c Makefile	
emmanuel@emmanuel-desktop:~/Downloads\$ ls hellopci/source/driver	
altera_driver.c Makefile	
emmanuel@emmanuel-desktop:~/Downloads\$ is hellopci/source/fpga	
emmanueldemmanuel-desktop:~/DownloadsS	





For convenience, add bin directory to your PATH variable in order to run your commands from anywhere in the terminal

emmanuel@emmanuel-desktop:~/Downloads\$ export PATH=\$PATH:/home/emmanuel/altera/12.1/quartus/bin

Launch Quartus

emmanuel@emmanuel-desktop:~\$ emmanuel@emmanuel-desktop:~\$ quartus





### Open Quarts II Archive File (.qar) from FPGA source folder







Click Okay for Quartus to restore project files using the archive file (.qar)

😣 🗊 Restore Archived Project			
Archive name:			
/home/emmanuel/Downloads/hellopci/source/fpga/pcihello.qar			
Destination folder:			
e/emmanuel/Downloads/hellopci/source/fpga/pcihello_restored			
Overwrite any existing files in the destination folder			
Default Destination Folder OK Cancel Help			





#### Launch Qsys: Tools > Qsys







S C Qsys - pcihellocore.qsys	s (/ho	me/	emmanuel	/Downloads/hellopci	/source/fpga/pcihello_rest	ored/pcihellocore.qsy	rs)			
Component Library	Syster	n Co	ntents Ad	dress Map Clock Setting	as Project Settings / Instance	Parameters System Ins	spector (HDI	Example Generation		
		Ise	Connections	Name	Description	Export	Clock	Base	End	IRO
Project → Wew Component → System Library ↔ Bridges		2	Ì Ț→	hexport     clk     reset     s1     external_connection	PIO (Parallel I/O) Clock Input Reset Input Avalon Memory Mapped Slave Conduit Endpoint PIO (Parallel I/O)	Double-click to expor Double-click to expor Double-click to expor hexport_external_co	rt pcie_har rt [clk] rt [clk]	# 0x0000_c000	0x0000_c01f	
Clock and Reset     Configuration & Programming     DSP     Embedded Processors     Interface Protocols     Memory Contro			$  \rightarrow \rightarrow$	clk reset sl external_connection	Clock Input Reset Input Avalon Memory Mapped Slave Conduit Endpoint IP. Compiler for PCI Express	Double-click to expor Double-click to expor Double-click to expor inport_external_conn.	<b>† pcie_har</b> † [clk] † [clk] 	≓ 0x0000_c020	0x0000_c03f	
Merlin Components     Microcontroller Peripherals     Peripherals     PIL     Qsys Interconnect     SLS     Verification     Window Bridge				pcie_core_clk pcie_core_reset cal_blk_clk txs refclk test_in pcie_rstn clocks_sim	Clock Output Reset Output Clock Input Avalon Memory Mapped Slave Conduit Conduit Conduit	Double-click to expor Double-click to expor Double-click to expor Double-click to expor pcie_hard_ip_0_refclk Double-click to expor pcie_hard_ip_0_pcie Double-click to expor	pcie_hard	a 0x0000_0000	0x0000_7fff	
				reconfig_ousy pipe_ext powerdown bar0 cra rx_in bx_out reconfig_togxb reconfig_gxbclk reconfig_fromgxb_0 fixedclk	Conduit Conduit Conduit Avalon Memory Mapped Master Avalon Memory Mapped Slave Conduit Conduit Conduit Clock Input Clock Input	Double-click to expon poie_hard_ip_0_powe. Double-click to expon Double-click to expon poie_hard_ip_0_tx_in pcie_hard_ip_0_tx_out Double-click to expon Double-click to expon Double-click to expon Double-click to expon Double-click to expon	pcie_hard pcie_hard pcie_hard	IRQ (	0 IRQ 15 0x0000_bfff	
New Edit	4									
Messages										
			De	scription				Path		-
የ 🚵 29 Warnings							0.004086		-	
🛕 Module dependency loop involving: "hexport" (altera_avalon_pio 12.1), "pcie_hard_ip_0" (altera_pcie_hard_ip 12.1)					System.pcihello	System.pcihellocore				
🛕 Module dependency loop involvi	ing: "po	cie_in	ternal_hip" (	altera_pcie_internal_hard_i	p_qsys 12.1)	System.pcie_ha	rd_ip_0.pcie_h	ard_ip_0		
🖄 Module dependency loop involvi	ing: "av	valon	clk" (altera	clock_bridge 12.1), "pcie_i	nternal_hip" (altera_pcie_internal_	hard_ip_q System.pcie_ha	rd_ip_0.pcie_h	iard_ip_0		
🛕 Interface has no signals	🛕 Interface has no signals System.pcie_hard_ip_0.pcie_internal_hip.test_out_export									
🛕 pcie_internal_hip.pcie_core_	🛦 pcie_internal_hip.pcie_core_clk cannot be both connected and exported System.pcie_hard_ip_0.pcie_internal_hip									
A pcie internal hip.rc rx analo	ogres	et mu	ust be export	ed, or connected to a mat	ching conduit.	System.pcie ha	rd ip 0.pcie in	nternal_hip		
0 Erroro 29 Warpings						1		28		0





#### View Memory Map. Used in PCIe Driver for Atom

<u>File Edit System View Tools Help</u>

Component Library	System Contents Add	dress Map Clock Settings	Project Settings	Instance Parameters	System Inspector	HDL Example	Generation	
×	hexport.s1	pcie 0x0000_c000 - 0x0	hard ip 0.bar0 0000_c01f					
Project	inport.s1	0x0000_c020 - 0x0	0000 c03f					
- B New Component	pcie_hard_ip_0.txs	0x0000_0000 - 0x0	0000_7fff					
- System	pcie hard ip 0.cra	0x0000_8000 - 0x0	0000 bfff					
Library Bridges Clock and Reset Configuration & Programming DSP Embedded Processors Interface Protocols Memories and Memory Contro Merlin Components Merlin Components Merlin Components Merlin Components Merlin Components Merlin Components Merlin Components Merlin Components Veripherals Vell Qsys Interconnect SLS Verification Window Bridge			-					





### Generate Verilog Code for Compilation and close Qsys

😣 🗐 🗊 Qsys - pcihellocore.q	sys (/home/emmanuel/Downloads/hellopci/source/fpga/pcihello_restored/pcihellocore.qsys)
<u>File E</u> dit <u>S</u> ystem <u>V</u> iew <u>T</u> ools <u>H</u> e	
	System Contents Address Map Clock Settings Project Settings instance Parameters System inspector HUL Example Generation
File Edit System View Tools He         Component Library         Project         With Wew Component         System         Bridges         Configuration & Programming         DSP         Embedded Processors         Interface Protocols         Mernin Components         Microcontroller Peripherals         PPLL         Qsys Interconnect         SLS         Verification         Window Bridge	p System Contents Address Map Clock Settings Project Settings Instance Parameters System Inspector (HDL Example Generation System Contents Address Map Clock Settings Project Settings Instance Parameters System Inspector (HDL Example Generation Create simulation model: None  Create testbench Gays system: None  Create testbench simulation model: None  Synthesis Create HDL design files for synthesis Create HDL design files for synthesis Create block symbol file (.bsf) Output Directory Path: /nome/emmanuel/Downloads/hellopci/source/fpga/pcihello_restored/pcihellocore Synthesis: /nome/emmanuel/Downloads/hellopci/source/fpga/pcihello_restored/pcihellocore/synthesis/
Image: Second	Generate





Auto-generated Pin Assignments. No worries







😣 🗈 Open File			pcihello.v	x
Look in: home/emmanuel/Dow/pcihello_restored	3 0 0 🛤 🗉 🗉		8 4 7 # # 0 0 10 0 10 1 = 🖾 🖾 👐   💳 🖾 🖾	
Compute db		1		
emmanı incremental db		3	// This code is generated by Terasic System Builder	
		4	//	
		5	module prihello(	
pcinello.cmp		7		
pcihello.v		8	//////// CLOCK ////////	
pcihellocore.cmp		9	CLOCK_50, // BANK 4	
pcihellocore.qsys		11	CLOCK2_50, // BANK 7 CLOCK3 50, // BANK 3A	
		12		
		13	//////// LED (High Active) ////////	
		14	LEDG,	
		16		
File name: pcihello.v	Open	17	//////// KEY (Active Low) ////////	
		18	KEY,	
Files of type: Design Files (*.tdf *.vhd *.vhdl *.v *.vlg *.verilog *.	sv *.vqm *.e 🗢 Cancel	20	// switches	
Open as: Auto		21	SW,	
Open <u>a</u> s.	· · ·	22		
Add file to current project		23	//////////////////////////////////////	
		25	HEX1,	
		26	HEX2,	
		27	HEX3,	
		20	HEX5,	
		30	HEX6,	
		31	HEX7,	
View Verilog		32	//////// PCTe ////////	
		34	PCIE PERST N,	
Generated Code a	nd	35	PCIE_REFCLK_P,	
		36	PCIE_RX_P,	
Start Compilation		38	PCIE_TA_P,	
		39		
		40	//////// Fan Control ////////	
		41	FAN_CTRL	
		43	L''	
		4.4	//=====================================	
		45	// PARAMETER declarations	
		47	//	



### Loading SRAM Object File (.sof) on Board

emmanuel@emmanuel-desktop:~/Downloads/hellopci/quick\$ quartus_pgm -c USB-Blaster -m jtag -o "P;pcihello.sof"
Info: ************************************
Info: Running Quartus II 32-bit Programmer
Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
Info: Copyright (C) 1991-2012 Altera Corporation. All rights reserved.
Info: Your use of Altera Corporation's design tools, logic functions
Info: and other software and tools, and its AMPP partner logic
Info: functions, and any output files from any of the foregoing
Info: (including device programming or simulation files), and any
Info: associated documentation or information are expressly subject
Info: to the terms and conditions of the Altera Program License
Info: Subscription Agreement, Altera MegaCore Function License
Info: Agreement, or other applicable license agreement, including,
Info: without limitation, that your use is for the sole purpose of
Info: programming logic devices manufactured by Altera and sold by
Info: Altera or its authorized distributors. Please refer to the
Info: applicable agreement for further details.
Info: Processing started: Thu Mar 20 10:49:21 2014
Info: Command: quartus_pgm -c USB-Blaster -m jtag -o P;pcihello.sof
Info (213045): Using programming cable "USB-Blaster [3-5]"
Info (213011): Using programming file pcihello.sof with checksum 0x009B7B29 for device EP4CGX150DF31@1
Info (209060): Started Programmer operation at Thu Mar 20 10:49:22 2014
Info (209016): Configuring device index 1
Info (209017): Device 1 contains JTAG ID code 0x028040DD
Info (209007): Configuration succeeded 1 device(s) configured
Info (209011): Successfully performed operation(s)
Info (209061): Ended Programmer operation at Thu Mar 20 10:49:30 2014
Info: Quartus II 32-bit Programmer was successful. 0 errors, 0 warnings
Info: Peak virtual memory: 145 megabytes
Info: Processing ended: Thu Mar 20 10:49:30 2014
Info: Elapsed time: 00:00:09
Info: Total CPU time (on all processors): 00:00:01
emmanuel@emmanuel-desktop:~/Downloads/hellopci/quick\$

ADERA.





## Setting Up TFTP

**Install Packages** 

emmanuel@emmanuel-desktop:~\$ sudo apt-get install xinetd tftp tftpd
[sudo] password for emmanuel:
Reading package lists Done
Building dependency tree
Reading state information Done
xinetd is already the newest version.
tftp is already the newest version.
tftpd is already the newest version.
0 upgraded, 0 newly installed, 0 to remove and 220 not upgraded.
emmanuel@emmanuel-desktop:~\$

### Add TFTP entry

emmanuel@emmanuel-deskt@ emmanuel@emmanuel-deskt@	op:~\$ vi /etc/xinetd.d/tftp op:~\$
<mark>s</mark> ervice tftp	
{ 	
protocol	= udp
port	= 69
socket_type	= dgram
wait	= yes
user	= nobody
server	= /usr/sbin/in.tftpd
server_args	<pre>= /home/emmanuel/tftp</pre>
disable	= NO
3	





### **PCIe Driver - Sources**

#### Makefile

```
ifeq ($(KERNELRELEASE),)
# Assume the source tree is where the running kernel was built
# You should set KERNELDIR in the environment if it's elsewhere
        KERNELDIR ?= /lib/modules/$(shell uname -r)/build
# The current directory is passed to sub-makes as argument
        PWD := $(shell pwd)
modules:
        $(MAKE) -C $(KERNELDIR) M=$(PWD) modules
        cp altera driver.ko /home/emmanuel/tftp
modules install:
        $(MAKE) -C $(KERNELDIR) M=$(PWD) modules install
clean:
        rm -rf *.o *~ core .depend .*.cmd *.ko *.mod.c .tmp versions modules.order Module.symvers
.PHONY: modules modules install clean
else
# called from kernel build system: just declare what our modules are
        obj-m := altera driver.o
endif
```





### **PCIe Driver - Sources**

#### Some Important Functions in Driver Code

```
static int init altera driver init(void) {
   int t = register chrdev(MAJOR NUMBER, "de2i150 altera", &file opts);
   t = t | pci register driver(&pci driver);
   if(t<0)
      printk(KERN_ALERT "altera_driver: error: cannot register char or pci.\n");
   else
     printk(KERN_ALERT "altera_driver: char+pci drivers registered.\n");
   return t;
}
static int pci_probe(struct pci_dev *dev, const struct pci_device_id *id) {
 int vendor;
  int retval;
  unsigned long resource;
  retval = pci_enable_device(dev);
  if (pci_get_revision(dev) != 0x01) {
   printk(KERN ALERT "altera driver: cannot find pci device\n");
    return - ENODEV;
  }
  pci read config dword(dev, 0, &vendor);
  printk(KERN ALERT "altera driver: Found Vendor id: %x\n", vendor);
  resource = pci_resource_start(dev, 0);
  printk(KERN ALERT "altera driver: Resource start at bar 0: %lx\n", resource);
  hexport = ioremap_nocache(resource + 0XC000, 0x20);
  inport = ioremap nocache(resource + 0XC020, 0x20);
  return 0;
```





### PCI Driver - Build

**Yocto Version** 

root@genericx86:~# uname -r 3.10.11-yocto-standard root@genericx86:~#

Build Kernel for .ko file

emmanuel@emmanuel-desktop:~/Downloads/hellopci/source/driver\$ source /home/emmanuel/poky/1.5/environment-setup-core2-poky-linux

emmanuel@emmanuel-desktop:~/Downloads/hellopci/source/driver\$ KERNELDIR=/home/emmanuel/genericx86-64-dora-10.0.0/build/tmp/work/g enericx86-poky-linux/linux-yocto/3.10.11+gitAUTOINC+363bd856c8\_702040ac7c-r0/linux-genericx86-standard-build/ make make -C /home/emmanuel/genericx86-64-dora-10.0.0/build/tmp/work/genericx86-poky-linux/linux-vocto/3.10.11+gitAUTOINC+363bd856c8 7 02040ac7c-r0/linux-genericx86-standard-build/ M=/home/emmanuel/Downloads/hellopci/source/driver modules make[1]: Entering directory `/home/emmanuel/genericx86-64-dora-10.0.0/build/tmp/work/genericx86-poky-linux/linux-yocto/3.10.11+gi tAUTOINC+363bd856c8\_702040ac7c-r0/linux-genericx86-standard-build' CC [M] /home/emmanuel/Downloads/hellopci/source/driver/altera\_driver.o Building modules, stage 2. MODPOST 1 modules /home/emmanuel/Downloads/hellopci/source/driver/altera\_driver.mod.o CC LD [M] /home/emmanuel/Downloads/hellopci/source/driver/altera driver.ko make[1]: Leaving directory `/home/emmanuel/genericx86-64-dora-10.0.0/build/tmp/work/genericx86-poky-linux/linux-yocto/3.10.11+git AUTOINC+363bd856c8 702040ac7c-r0/linux-genericx86-standard-build' cp altera\_driver.ko /home/emmanuel/tftp emmanuel@emmanuel-desktop:~/Downloads/hellopci/source/driver\$

If you have v3.0.32, you do not have to do this step. You can do use the kernel object in the **quick** folder





### **User Application - Sources**

App Source Code

#include <unistd.h> #include <fcntl.h> unsigned char hexdigit[] = {0x3F, 0x06, 0x5B, 0x4F, 0x66, 0x6D, 0x7D, 0x07, 0x7F, 0x6F, 0x77, 0x7C, 0x39, 0x5E, 0x79, 0x71}; int main() { int i, j, k; int dev = open("/dev/de2i150 altera", 0 RDWR); for (i=0; i>-1; i++) { read(dev, &j, 4); k = hexdigit[j & 0xF] | (hexdigit[(j >> 4) & 0xF] << 8)</pre> (hexdigit[(j >> 8) & 0xF] << 16)</pre> | (hexdigit[(j >> 12) & 0xF] << 24);</pre>  $k = \sim k$ : write(dev, &k, 4); } close(dev); return 0; }

#### Makefile

```
app: app.c
$(CC) app.c -o app
cp app /home/emmanuel/tftp
```

clean:

rm -rf \*.o \*~ core app





### **User Application - Build**

emmanuel@emmanuel-desktop:~/Downloads/hellopci/source/app\$ KERNELDIR=/home/emmanuel/genericx86-64-dora-10.0.0/build/tmp/work/gene ricx86-poky-linux/linux-yocto/3.10.11+gitAUTOINC+363bd856c8\_702040ac7c-r0/linux-genericx86-standard-build/ make i586-poky-linux-gcc -m32 -march=core2 -msse3 -mtune=generic -mfpmath=sse --sysroot=/home/emmanuel/poky/1.5/sysroots/core2-poky-l inux app.c -o app cp app /home/emmanuel/tftp

emmanuel@emmanuel-desktop:~/Downloads/hellopci/source/app\$

Again, if you have Yocto v3.0.32, you do not have to do this step. You can do use the **app** in the **quick** folder





### **Task Execution**

Copy PCIe Driver and Application Code via TFTP

root@genericx86:~# ls
root@genericx86:~#
root@genericx86:~#
root@genericx86:~# tftp -g -r altera\_driver.ko 192.168.2.101
root@genericx86:~# tftp -g -r app 192.168.2.101
root@genericx86:~#
root@genericx86:~#
root@genericx86:~# ls
altera\_driver.ko app
root@genericx86:~#





### Task Execution

Insert Module into Yocto Kernel and run app

root@genericx86:~# root@genericx86:~# insmod altera\_driver.ko root@genericx86:~# mknod /dev/de2i150\_altera c 91 1 mknod: '/dev/de2i150\_altera': File exists root@genericx86:~# ./app

#### Kernel Debug Messages

[	36.899466]	altera_driver:	Found Vendor id: 41172
[	36.899743]	altera_driver:	Resource start at bar 0: 80200000
[	36.900144]	altera_driver:	char+pci drivers registered.
[	73.872062]	altera_driver:	opened 1 time(s)
[	137.822454]	altera_driver:	device closed.
root@genericx86:~#			





## Thank you for your time!

