Chapter 6: Memory Access and Stack

- Indexed Addressing Mode
- Usual Format: LDR Rd, [Rx] or STR Rx, [Rd]
- [Rx] in LDR & [Rd] in STR: "index register" which holds the pointer i.e., the <u>base address</u>
- Advanced Indexed Addressing: allows modification of the value in the index register ("base + offset" addressing mode)
- Indexed Addressing Modes (WB* = "Write back")

Addressing Mode	Syntax	Effective Address of	Rm Value After
		Memory	Execution
Pre-index	LDR Rd, [Rm, #k]	Rm + #k	Rm
Pre-index with WB*	LDR Rd, [Rm, #k]!	Rm + #k	Rm + #k
Post-index	LDR Rd, [Rm], #k	Rm	Rm + #k

• Offset of Fixed value vs. Offset of Shifted Register

Offset	Syntax	Pointing Location
Fixed value	LDR Rd, [Rm, #k]	Rm + #k
Shifted register	LDR Rd, [Rm, Rn, <shift>]</shift>	Rm + (Rn shifted <shift>)</shift>

Pre-index mode with fixed offset

- FORMAT: LDR Rd, [Rm, #k] // immediate number
 - Effective Address: EA = Rm + k
 - After instruction: $Rm \leftarrow Rm$

Example)Write a code which stores contents of R5 to the location 0x10000 0000 to 0X1000 000F using pre-indexed addressing mode with fixed offset. R5 = 0x55667788.

			r0	00000000			
1	//Evample6-8 s		r1 r2	10000000			
2	//Exampleo 6.5		r3	00000000			
2	//Pre-index mode exercise		r4	00000000			
3	// LDR Rd, [Rm, #k]		r5	55667788			
4	// Address = Rm+#k		r6 r7	000000000			
5	// Rm unchanged		r8	000000000			
6	global start		r9	00000000			
7	start.		r10	00000000			
(_start:		r12	000000000			
8	LDR r5, =0x55667788 //4-byte data		sp	000000000			
9	LDR r1, =0x10000000 //base address		İr	00000000			
10	STR r5, [r1] // ususal store		рс	00000018			
11	STR r5. [r1. #4] //Pre-index mode		cpsr	000001d3	NZCVI SVC		
12	//store at base+4		spsr	00000000	NZCVI :		
12	//r1_upchapged						
14	CTD vF [v1 #0] //stave at base 4.0	0ffffff0	aa	aaaaaa	aaaaaaaa	aaaaaaaa	aaaaaaaa
14	SIR r5, $[r1, \#8]$ //store at base + 8	10000000	55	667788	55667788	55667788	55667788
15	STR r5, [r1, #0x0c] //store at base + 0x0C (12)	10000010	aa	aaaaaa	аааааааа	аааааааа	аааааааа
16		10000020	22	222222	222222222	22222222	2222222
17	stop:	10000020	22	222222	22222222	22222222	22222222
18	B stop	10000030	22			00000000	00000000
19	P						
20	and						0
20	.enu						2
21							

Pre-index Writeback mode

- FORMAT: LDR Rd, [Rm, #k]! // exclamation mark (!)
 - Effective Address: EA = Rm + k
 - After instruction: Rm \leftarrow Rm + k

Example)Write a code which stores contents of R5 to the location
0x20000 0000 to 0X2000 000F using pre-index writeback mode.
R5 = 0x99AABBCC

		1	r0	000000000			
1	//Example6-9.s		r1	2000000c			
2	//Pre-index writeback exercise		r2	000000000			
2	// LDD_Dd_[Dm_#k]]		r3	000000000			
3	// LDR Ru, [Rm, #K]: *Hole the exclamation (:)		r4	00000000			
4	// Address = Rm+#K		r5	99aabbcc			
5	// Rm < Rm + #k		r6	000000000			
6	.global _start		r/	00000000			
7	start:		rð r0	000000000			
8	DR r5. =0x99AABBCC //4-byte data		r10	000000000			
g	LDR r1 = 0x20000000 //base address		r11	00000000			
10	$c_{TD} = \frac{1}{200000000000000000000000000000000000$		r12	000000000			
10	STR FS, [F1] // USUSAL SLOTE		sp	000000000			
11	SIR r5, [r1, #4]! //store at base+4		٦٢	000000000			
12	//r1 = r1 +4		pc	00000018			
13	STR r5, [r1, #4]! //store at base + 8		cnsr	000001d3	NZCVT SVC		
14	//r1 = r1 + 4		snsr	00000103	NZCVI JVC		
15	STR r5. [r1. #4]! //store at base + 0x0C (12)		Sp51				
16	//r1 = 2000 000C now	lfffff0	aaa	aaaaaa	aaaaaaaa	aaaaaaaa	aaaaaaaa
17	stop:	20000000	998	aabbcc	99aabbcc	99aabbcc	99aabbcc
18	B stop	20000010	aaa	aaaaaa	aaaaaaaa	aaaaaaaa	aaaaaaaa
19		20000020	aaa	aaaaaa	aaaaaaaa	aaaaaaaa	aaaaaaaa
20	.end	20000030	aaa	aaaaaa	aaaaaaaa	aaaaaaaa	aaaaaaaa
21							-
22							

Post-index mode

- FORMAT: LDR Rd,[Rm], #k
 - Effective Address: EA = Rm
 - After instruction: $Rm \leftarrow Rm + k$

Example)Write a code which stores contents of R5 to the location 0x20000 0000 to 0X2000 000F using post-index mode. R5 = 0x99AABBCC

Pre-index with of	fset	reg	ister							
FORMAT: LDR Rd,[Rm, Rn]										
 Effective Address: EA = Rm + Rd After instruction: Rm ← Rm 		r0 r1 r2 r3	00000000 00000028 00000000 000000000							
<pre>1 //Example6-11.s 2 //Pre-index with offset register 3 // LDR Rd, [Rm, Rd]</pre>		r4 r5 r6 r7 r8	00000045 00001234 0012abcd 99aabbcc 00000000							
<pre>4 // Address = Rm + Rd 5 .text 6 .global _start 7 _start:</pre>		r9 r10 r11 r12	00000000 00000000 00000000 00000000							
 8 LDR r1, =mydata //base address 9 LDR r4, [r1] //load from base address 10 MOV r2, #4 11 LDP r5 [r1 r2] //load from base address +4 		sp lr pc cpsr	00000000 00000000 00000020 000001d3	NZCVI SVC						
12 MOV r2,#8 13 LDR r6, [r1,r2] //load from base address +8 14 MOV r2, #12		spsr	00000000	NZCVI ?						
15 LDR r7, [r1,r2] //load from base address +1 f 16 17	ffffff0 aa 00000000 e5 00000010 e3 00000020 e3	aaaaaaa aa 9f101c e a02008 e	aaaaaaa aaa 5914000 e3a 7916002 e3a	aaaaa aaa 02004 e79 0200c e79	aaaaaa 915002 917002 001234					
18 stop: 19 B stop 20 .data	00000020 ea 00000030 00 00000040 aa	12abcd 99 aaaaaa aa	9aabbcc aaa aaaaaaa aaa		aaaaaa aaaaaa					
<pre>21 mydata: 22 .word 0x45, 0x1234, 0x12ABCD, 0x99AABBCC 23 24 .end</pre>	00000050 aa 00000060 aa 00000070 aa 2 Editor (Ctrl-E)	aaaaaaa aa aaaaaaa aa aaaaaaa aa > Disasse	aaaaaaaa aaa aaaaaaaa aaa aaaaaaa aaa embly (Ctrl-D)	aaaaaa aaa aaaaaa aaa Q Memory (aaaaaa aaaaaa Ctrl-M)					
25					0					

Pre-index with shifted register

- FORMAT: LDR Rd, [Rm, Rn, <Shift>]
 - Effective Address: EA = Rm + Rn<Shift>
 - After instruction: Rm \leftarrow Rm

r0	00000000	
r1	00000028	
r2	00000002	
r3	00000000	
r4	00000045	
r5	2489acf5	
r6	2489ac23	
r7	00000000	
r8	00000000	
r9	00000000	
r10	00000000	
r11	00000000	
r12	00000000	
sp	00000000	
Ír	00000000	
рс	0000001c	
cpsr	000001d3	NZCVI SVC
spsr	00000000	NZCVI ?

```
1 //Example6-13.s
 2 //Pre-index with shifted register
 3 // LDR Rd, [Rm, Rn, <shift>]
4 // Address = Rm + (shifted Rn)
 5 .text
 6 .global start
7 start:
      LDR r1, =mydata //base address
 8
      MOV r2, #0 //index=0
 9
      LDR r4, [r1, r2, LSL #2] //LSL #2 --> *4
10
                               //r^{2} = 0
11
                               //at base address
12
      MOV r2, #1 //index=1
13
       LDR r5, [r1, r2, LSL #2] //LSL #2 --> *4
14
                               //r^{2} = 4
15
                               //at base + 4
16
      MOV r2, #2 //index=2
17
       LDR r6, [r1, r2, LSL #2] //LSL #2 --> *4
18
                               //r2 = 8
19
                               //at base + 8
20
21
22 stop:
23
       B stop
24 .data
25 mydata:
       .word 0x45, 0x2489ACF5, 0x2489AC23
26
27
28 .end
```

Index Addressing and Look-Up Table

One application of index addressing mode

Look-Up Table

- An array of pre-calculated constants
- Allows to obtain frequently used values with no complex arithmetic operations
- The cost is the memory space for the table
- Popular approach in embedded systems with lower computing power and stringent real time demand

Look-Up Table

Ex) Write a code which, for a given number x, (a) looks up a table (located in a memory) of x^5 values, and (b) stores the value in R10. Assume that x is [0 - 9]. Use a <u>look-up table</u>. Use subroutine approach.

RI	0	(x)	:=	. ,	ĸ	5	
H H	R1 R1	0	(0):	-	0		
R1	0	(2)	=	3	2		
R1	0	(3)	=	2	4	3	
R1	0	(4)	=	1	0	2	4
R1	0	(5)	=	3	1	2	5
R1	0	(6)	=	7	7	7	6
R1	0	(7)	=	1	6	8	07
R1	0	(8)	=	3	2	7	68
R1	0	(9)	=	5	9	0	49

Look-Up Table (using ADR instead of LDR)

Ex) Write a code which, for a given number x, (a) looks up a table (located in the program memory [Flash]) of x^5 values, and (b) stores the value in R10. Assume that x is [0 - 9].

Look-Up Table with Indexed Addressing Mode

Q1) Write a code which uses x value in R1 and returns the value of the factorial of x in r0. Assume that x is [0 - 10]. Use a <u>look-up table in Memory</u>. Use Subroutine approach.

0	! =	1
1	! =	1
2	! =	2
3	! =	6
4	! =	24
5	! =	120
6	! =	720
7!	= 5	040
8 !	= 4	0320
9!	= 3	.6288.10 ⁵
10	! =	3.6288.10

Look-Up Table with Indexed Addressing Mode

Q2) Write a code which calculates 10 to the power of x value in R2 and returns the result in R0. Assume that x is [0 - 9]. Use a <u>look-up table in Memory</u>. Use subroutine approach.

Stack

Last-in-first-out (LIFO) Memory Space

- Store/Write: Push in to the stack
- Out/Read: Pop off the stack
- Stack "grows" toward lower address
 - Address at the bottom is higher
 - Address at the top is lower
- "Stack" or "Stack pointer"
 - The memory location where the last written data is stored
 - New data pushed are stored from the (stack - 1) location.
 - Read out data is from the (stack)
- Usage of Stack:
 - Pass the return address and parameters of the subroutine
 - Local variables
- TOS (Top-of-stack) = stack pointer (SP) = r13
- Stack's data size = a word
 = 4 bytes



Stack Initialization and PUSH & POP

- Initial value of 32-bit size R13(SP) when powered up is 0x00
- 32-bit address of RAM as a stack section
- Convention: Initialize SP to the uppermost RAM memory region (because stack grows toward lower address)
- Different ways of storing (push) and retrieving (pop)

- PUSH
- **POP**

Stack Initialization and PUSH & POP

1	//stack simple.s			
2	.global start	0xE0001FE5		
3	start:	0xE0001FE6		
4	MOV r3 r13 //Load SP to see the stack	0×E0001FE7		
5	//initial stack = 00000000	0xE0001FE8		
5	// Interact stack = 00000000	0xE0001FE9		
6	LDR r0, =0.01020304 //r0 value	0xE0001FEA	 -	
(PUSH {r0}	0xE0001FEB		
8	LDR r2, =#0x21222324	0XE0001FEC		
9	PUSH {r2}	0xE0001FED		
10	POP {r4}	0XE0001FEE		
11	POP {r5}	0xE0001FEF		
12		0xE0001FF0	 	
13	//Change the Stacktop	0xE0001FF1		
14	//And do the same	0xE0001FF2		
15	IDR r13. =0xFFFFF00	0xE0001FF4		
16	PUSH {r0}	0xE0001FF5		
17	$IDR r^2 = #0x^2 1222324$	0xE0001FF6		
18	$PUSH \{r_2\}$	0xE0001FF7		
10		0xE0001FF8		
19		0xE0001FF9		
20	PUP {[5}	0xE0001FFA		
21		0xE0001FFB		
22	stop:	0xE0001FFC		
23	B stop	0xE0001FFD		
24		0xE0001FFE		
25	.end	0xE0001FFF		
26		0xE0002000		

PUSH/POP operation with Multiple Registers

- When multiple registers are pushed to and popped from the stack:
 - Lower register is stored in the <u>lower address</u> in the stack → top of the stack
 - The order in { } for multiple registers is <u>irrelevant</u>

```
1 //stack multi.s
 2 // in multiple stack and pop
 3 //regardlless the order inside { }
 4 //lowest register will be stored in the lowest address
 5 //the next resgitsr to the next address etc
 6 .global _start
 7 _start:
 8
       LDR r1, =#0x11CC11DD
       LDR r2, =#0x22EE22FF
 9
10
11
      LDR SP, =0xE0002000
12
       PUSH {r2, r1} // PUSH {r1, r2} would be the same
       // r1 in the top and r2 just below it
13
14
       POP {r6,r5} // r5 gets r1 and r6 gets r2
15
16 //test with 4 registers
17 //Stack rule is to do with even number
       LDR SP, =0xE0001FE0
18
       LDR r3, =0x11223344
19
       LDR r4, =0x55AA66BB
20
       PUSH {r3,r1,r4,r2} //irregular oder
21
       //register number order --> stored location order
22
       POP {r7,r5,r6,r8} // irregular order
23
       //register number order --> retrieving location order
24
25
       //r5 = r1, r6 = r2, etc
26 stop:
27
       B stop
28
29 .end
30
```

17

Stack operation with PUSH and POP

		0xE0001FE5			
1	//Example6-19.s	0xE0001FE6			
2	//Stack operation using PUSH and POP	0xE0001FE7			
3	//SP itself is changed	0xE0001FE8			
4	.text	0xE0001FE9			
5	.equ stack_top, 0xE0002000	0xE0001FEA			
6	.global _start	0xE0001FEB			
7	_start:	0xE0001FEC			
8	LDR r13, =stack_top	0xE0001FED			
9	LDR r0, $=0x125$	0xE0001FEE			
10	LDR r1, $=0x144$	0xE0001FEF			
11	MOV r_2 , #0x56	0xE0001FF0			
12	BL stack_sub	0xE0001FF1			
13	ADD r3, r1, r0	0xE0001FF2			
14	ADD r4, r3, r2	0xE0001FF3			
15	stop:	0xE0001FF4			
17	B Stop	0xE0001FF5			
10		0xE0001FF6			
10	PUSH {10-12} //save r0, r1, r2 on stack	0xE0001FF7			
19	//OF SIMUB FIS: {10, FI, FZ}	0xE0001FF8			
20	MOV ro #0	0xE0001FF9			
22	MOV = 1 + 0	0xE0001FFA			
22	$MOV r^2 \#0$	0xE0001FFB			
23	100 12, #0	0xE0001FFC			
25	POP $\{r_0 - r_2\}$ //Restore the original from stack	0xE0001FFD			
26	$//or LDMTA r13! {r0 r1 r2}$	0xE0001FFE			
27	BX lr	0xE0001FFF			
28	- end	0xE0002000			